AT89S53_06 datasheet(15/35 Pages) ATMEL

15 / 35 page

0787E–MICRO–3/06

AT89S53

UART

The UART in the AT89S53 operates the same way as the

UART in the AT89C51, AT89C52 and AT89C55. For fur-

ther information, see the October 1995 Microcontroller

Data Book, page 2-49, section titled, “Serial Interface.”

Serial Peripheral Interface

The serial peripheral interface (SPI) allows high-speed syn-

chronous data transfer between the AT89S53 and

peripheral devices or between several AT89S53 devices.

The AT89S53 SPI features include the following:

• Full-duplex, 3-wire Synchronous Data Transfer

• Master or Slave Operation

• 1.5 MHz Bit Frequency (max.)

• LSB First or MSB First Data Transfer

• Four Programmable Bit Rates

• End of Transmission Interrupt Flag

• Write Collision Flag Protection

• Wakeup from Idle Mode (Slave Mode Only)

The interconnection between master and slave CPUs with

SPI is shown in the following figure. The SCK pin is the

clock output in the master mode but is the clock input in the

slave mode. Writing to the SPI data register of the master

CPU starts the SPI clock generator, and the data written

shifts out of the MOSI pin and into the MOSI pin of the

slave CPU. After shifting one byte, the SPI clock generator

stops, setting the end of transmission flag (SPIF). If both

the SPI interrupt enable bit (SPIE) and the serial port inter-

rupt enable bit (ES) are set, an interrupt is requested.

The Slave Select input, SS/P1.4, is set low to select an

individual SPI device as a slave. When SS/P1.4 is set high,

the SPI port is deactivated and the MOSI/P1.5 pin can be

used as an input.

There are four combinations of SCK phase and polarity

with respect to serial data, which are determined by control

bits CPHA and CPOL. The SPI data transfer formats are

shown in Figure 8 and Figure 9.

Figure 7. SPI Master-slave Interconnection

Figure 8. SPI transfer Format with CPHA = 0

*Not defined but normally MSB of character just received

8-BIT SHIFT REGISTER

MASTER

CLOCK GENERATOR

SPI

MISO

8-BIT SHIFT REGISTER

SLAVE

MISO

MOSI MOSI

SCK

MSB

LSB

MSB

LSB

AT89S53 Datasheet(PDF) 15 Page - ATMEL Corporation

AT89S53 Datasheet(HTML) 15 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35

Datasheet Download

Link URL