| Electronic Components Datasheet Search |
|
BCM5693 Datasheet(PDF) 2 Page - Broadcom Corporation. |
|
|
|||||||||||||||||||||||||||||
BCM5693 Datasheet(HTML) 2 Page - Broadcom Corporation. |
|
2 / 2 page ![]() O V ERVI EW ® Phone: 949-450-8700 Fax: 949-450-8710 E-mail: info@broadcom.com Web: www.broadcom.com BROADCOM CORPORATION 16215 Alton Parkway, P.O. Box 57013 Irvine, California 92619-7013 © 2003 by BROADCOM CORPORATION. All rights reserved. 5692-PB02-R 10/20/03 Broadcom®, the pulse logo, and Connecting everything® are trademarks of Broadcom Corporation and/ or its subsidiaries in the United States and certain other countries. All other trademarks mentioned are the property of their respective owners. The BCM5693 layer 2 switch is a scalable, modular chip solution with 12 ports. Each of these flexible ports supports Gigabit Ethernet or 10/ 100-Mbps Ethernet. Additionally, the BCM5693 supports both copper and fiber physical interfaces. The BCM5693 has a fully integrated SerDes functionality consisting of a Gigabit Ethernet or a SGMII PHY interface. The BCM5693 supports advanced packet flow control such as head-of- line blocking prevention and IEEE 802.3x compatible full-duplex control. Moreover, the BCM5693 supports a fully-integrated data and address memory. The BCM5693 has a built-in Fast Filter Processor™ that supports Layer 2–Layer 7 ContentAware™ switching, packet filtering and network processing per port. The FFP has 64 entries. The BCM5693 switch supports a BSC (Broadcom Serial Control bus) controller for communicating with external devices such as serial EEPROM, flash memories, and parallel port devices. The modular switching architecture of the BCM5693 embodies the scalability, integration, and performance features that a next-generation switch requires. Additional information The system design kit available for this device is BCM95691K12, which includes supporting documentation and software. Please contact your local sales representative for more information. Packet Buffer MAC(s) ARL SRAM CPU/IO PCI 32/66 MHz CPU Interface Built-in SerDes with SGMII Support High-Speed On-chip Memory |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |