Electronic Components Datasheet Search
  English  ▼

X  

AT26DF321 Datasheet(PDF) 11 Page - ATMEL Corporation

Part # AT26DF321
Description  32-megabit 2.7-volt Only Serial Firmware DataFlash Memory
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT26DF321 Datasheet(HTML) 11 Page - ATMEL Corporation

Back Button AT26DF321 Datasheet HTML 7Page - ATMEL Corporation AT26DF321 Datasheet HTML 8Page - ATMEL Corporation AT26DF321 Datasheet HTML 9Page - ATMEL Corporation AT26DF321 Datasheet HTML 10Page - ATMEL Corporation AT26DF321 Datasheet HTML 11Page - ATMEL Corporation AT26DF321 Datasheet HTML 12Page - ATMEL Corporation AT26DF321 Datasheet HTML 13Page - ATMEL Corporation AT26DF321 Datasheet HTML 14Page - ATMEL Corporation AT26DF321 Datasheet HTML 15Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 34 page
background image
11
3633C–DFLASH–08/06
AT26DF321 [Preliminary]
Figure 8-4.
Chip Erase
9.
Protection Commands and Features
9.1
Write Enable
The Write Enable command is used to set the Write Enable Latch (WEL) bit in the Status Regis-
ter to a logical “1” state. The WEL bit must be set before a program, erase, Protect Sector,
Unprotect Sector, or Write Status Register command can be executed. This makes the issuance
of these commands a two step process, thereby reducing the chances of a command being
accidentally or erroneously executed. If the WEL bit in the Status Register is not set prior to the
issuance of one of these commands, then the command will not be executed.
To issue the Write Enable command, the CS pin must first be asserted and the opcode of 06h
must be clocked into the device. No address bytes need to be clocked into the device, and any
data clocked in after the opcode will be ignored. When the CS pin is deasserted, the WEL bit in
the Status Register will be set to a logical “1”. The complete opcode must be clocked into the
device before the CS pin is deasserted; otherwise, the device will abort the operation and the
state of the WEL bit will not change.
Figure 9-1.
Write Enable
SCK
CS
SI
SO
MSB
23
1
0
CCCCCCCC
67
5
4
OPCODE
HIGH-IMPEDANCE
SCK
CS
SI
SO
MSB
23
1
0
00000110
67
5
4
OPCODE
HIGH-IMPEDANCE



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com