Electronic Components Datasheet Search
  English  ▼

X  

TMS320DM647 Datasheet(PDF) 119 Page - Texas Instruments

Click here to check the latest version.
Part # TMS320DM647
Description  Digital Media Processor
PDF  166 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS320DM647 Datasheet(HTML) 119 Page - Texas Instruments

Back Button TMS320DM647 Datasheet HTML 115Page - Texas Instruments TMS320DM647 Datasheet HTML 116Page - Texas Instruments TMS320DM647 Datasheet HTML 117Page - Texas Instruments TMS320DM647 Datasheet HTML 118Page - Texas Instruments TMS320DM647 Datasheet HTML 119Page - Texas Instruments TMS320DM647 Datasheet HTML 120Page - Texas Instruments TMS320DM647 Datasheet HTML 121Page - Texas Instruments TMS320DM647 Datasheet HTML 122Page - Texas Instruments TMS320DM647 Datasheet HTML 123Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 119 / 166 page
background image
www.ti.com
25
23
19
18
22
27
20
21
17
18
28
Stop
Start
Repeated
Start
Stop
SDA
SCL
16
26
24
TMS320DM647/TMS320DM648
Digital Media Processor
SPRS372 – MAY 2007
Table 6-49. Switching Characteristics for I2C Timings
(1) (see Figure 6-30)
-720
-900
NO.
PARAMETER
STANDARD
UNIT
FAST MODE
MODE
MIN
MAX
MIN
MAX
16
tc(SCL)
Cycle time, SCL
10
2.5
µs
Delay time, SCL high to SDA low (for a repeated START
17
td(SCLH-SDAL)
4.7
0.6
µs
condition)
Delay time, SDA low to SCL low (for a START and a repeated
18
td(SDAL-SCLL)
4
0.6
µs
START condition)
19
tw(SCLL)
Pulse duration, SCL low
4.7
1.3
µs
20
tw(SCLH)
Pulse duration, SCL high
4
0.6
µs
21
td(SDAV-SCLH)
Delay time, SDA valid to SCL high
250
100
ns
22
tv(SCLL-SDAV)
Valid time, SDA valid after SCL low
0
0
0.9
µs
Pulse duration, SDA high between STOP and START
23
tw(SDAH)
4.7
1.3
µs
conditions
24
tr(SDA)
Rise time, SDA
1000
20 + 0.1Cb(1)
300
ns
25
tr(SCL)
Rise time, SCL
1000
20 + 0.1Cb(1)
300
ns
26
tf(SDA)
Fall time, SDA
300
20 + 0.1Cb(1)
300
ns
27
tf(SCL)
Fall time, SCL
300
20 + 0.1Cb(1)
300
ns
28
td(SCLH-SDAH)
Delay time, SCL high to SDA high (for STOP condition)
4
0.6
µs
29
Cp
Capacitance for each I2C pin
10
10
pF
Figure 6-30. I2C Transmit Timings
(1)
Cb = total capacitance of one bus line in pF. If mixed with HS-mode devices, faster fall-times are allowed.
Submit Documentation Feedback
Peripheral Information and Electrical Specifications
119



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com