| Electronic Components Datasheet Search |
|
TSL2572 Datasheet(PDF) 22 Page - OSRAM GmbH |
|
|
|||||||||||||||||||||||||||||
TSL2572 Datasheet(HTML) 22 Page - OSRAM GmbH |
|
22 / 41 page ![]() Datasheet, Public Page 21 [v2-00] 2022-Nov-30 Document Feedback TSL2572 − Register Overview Enable Register (0x00) The ENABLE register is used to power the device ON/OFF, enable functions, and interrupts. Figure 23: Enable Register Field Bits Description Reserved 7 Reserved. Write as 0. SAI 6 Sleep after interrupt. When asserted, the device will power down at the end of an ALS cycle if an interrupt has been generated Reserved 5 Reserved. Write as 0. AIEN 4 ALS interrupt mask. When asserted, permits ALS interrupts to be generated. WEN 3 Wait enable. This bit activates the wait feature. Writing a 1 activates the wait timer. Writing a 0 disables the wait timer. Reserved 2 Reserved. Write as 0. AEN 1 ALS Enable. This bit actives the two channel ADC. Writing a 1 activates the ALS. Writing a 0 disables the ALS. PON 0 Power ON. This bit activates the internal oscillator to permit the timers and ADC channels to operate. Writing a 1 activates the oscillator. Writing a 0 disables the oscillator. 6 75 4 PON 2 31 0 ENABLE Reserved Resv AIEN Reset 0x00 AEN WEN SAI Reserved Reserved |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |