SA5211 datasheet(4/20 Pages) PHILIPS

4 / 20 page

Philips Semiconductors

Product specification

SA5211

Transimpedance amplifier (180MHz)

1998 Oct 07

AC ELECTRICAL CHARACTERISTICS

Typical data and Min and Max limits apply at VCC=5V and TA=25°C

SYMBOL

PARAMETER

TEST CONDITIONS

Min

Typ

Max

UNIT

Transresistance (differential output)

DC tested RL = ∞

Test Circuit 8, Procedure 1

Ω

Output resistance (differential output)

DC tested

Ω

Transresistance (single-ended output)

DC tested

RL = ∞

10.5

18.0

Ω

Output resistance (single-ended output)

DC tested

Ω

f3dB

Bandwidth (-3dB)

TA = 25°C

Test circuit 1

180

MHz

RIN

Input resistance

200

Ω

CIN

Input capacitance

∆R/∆V

Transresistance power supply sensitivity

VCC = 5±0.5V

3.7

%/V

∆R/∆T

Transresistance ambient temperature sensitivity

∆TA = TA MAX-TA MIN

0.025

°C

RMS noise current spectral density (referred to

input)

Test Circuit 2

f = 10MHz

TA = 25°C

1.8

pA/

√Hz

Integrated RMS noise current over the bandwidth

(referred to input)

TA = 25°C

Test Circuit 2

∆f = 50MHz

CS=01

∆f = 100MHz

∆f = 200MHz

∆f = 50MHz

CS=1pF

∆f = 100MHz

∆f = 200MHz

PSRR

Power supply rejection ratio2

(VCC1 = VCC2)

DC tested,

∆VCC = 0.1V

Equivalent AC

Test Circuit 3

PSRR

Power supply rejection ratio2 (VCC1)

DC tested,

∆VCC = 0.1V

Equivalent AC

Test Circuit 4

PSRR

Power supply rejection ratio2 (VCC2)

DC tested,

∆VCC = 0.1V

Equivalent AC

Test Circuit 5

PSRR

Power supply rejection ratio (ECL configuration)2

f = 0.1MHz

Test Circuit 6

VOMAX

Maximum differential output voltage swing

RL = ∞

Test Circuit 8, Procedure 3

1.7

3.2

VP-P

VIN MAX

Maximum input amplitude for output duty cycle of

±5%3

Test Circuit 7

160

mVP-P

Rise time for 50mV output signal4

Test Circuit 7

0.8

1.8

NOTES:

1. Package parasitic capacitance amounts to about 0.2pF

2. PSRR is output referenced and is circuit board layout dependent at higher frequencies. For best performance use RF filter in VCC lines.

Guaranteed by linearity and overload tests.

4. tR defined as 20-80% rise time. It is guaranteed by -3dB bandwidth test.

SA5211 Datasheet(PDF) 4 Page - NXP Semiconductors

SA5211 Datasheet(HTML) 4 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20

Datasheet Download

Link URL