| Electronic Components Datasheet Search |
|
XRT79L71 Datasheet(PDF) 38 Page - Exar Corporation |
|
|
|||||||||||||||||||||||||||||
XRT79L71 Datasheet(HTML) 38 Page - Exar Corporation |
|
38 / 434 page ![]() XRT79L71 29 1-CHANNEL DS3/E3 ATM UNI/PPP/CLEAR-CHANNEL FRAMER IC - REGISTER/MAP DESCRIPTION REV. 1.0.0 0 Transmit ATM Cell/PPP Processor Block Interrupt Status R/O Receive ATM Cell/PPP Processor Block Interrupt Status: This READ-ONLY bit-field indicates whether or not a Receive ATM Cell/PPP Processor Block Interrupt is awaiting service. 0 - No Receive ATM Cell/PPP Processor block interrupt is await- ing service. 1 - At least one Receive ATM Cell/PPP Processor block interrupt is awaiting service. Operation Interrupt Enable Register - Byte 1 (Address = 0x0116) BIT 7 BIT 6 BIT 5 BIT 4 BIT 3 BIT 2 BIT 1 BIT 0 Unused DS3/E3 LIU/JA Block Interrupt Enable DS3/E3 Framer Block Inter- rupt Enable Unused R/O R/O R/O R/O R/W R/W R/O R/O 0 0 0 0 0 0 0 0 BIT NUMBER NAME TYPE DESCRIPTION 7 - 4 Unused 3 DS3/E3 LIU/JA Block Interrupt Enable R/W DS3/E3 LIU/Jitter Attenuator Block Interrupt Enable: This READ/WRITE bit permit the user to either enable or disable the DS3/E3 LIU/JA Block for interrupt generation. If the user writes a "0" to this register bit and disables the DS3/E3 LIU/JA Block (for interrupt generation), then all DS3/E3 LIU/JA Block interrupts will be disabled for interrupt generation. If the user writes a "1" to this register bit, the user will still need to enable the individual DS3/E3 LIU/JA Block interrupt(s) at the Source Level in order to enable that particular interrupt. 0 - Disable all DS3/E3 LIU/JA Block interrupts within the device. 1 - Enables the DS3/E3 LIU/JA Block at the Block-Level. 2 DS3/E3 Framer Block Interrupt Enable R/W DS3/E3 Framer Block Interrupt Enable: This READ/WRITE bit permits the user to either enable or dis- able the DS3/E3 Framer Block for interrupt generation. If the user writes a "0" to this register bit and disables the DS3/E3 Framer Block (for interrupt generation), then all DS3/E3 Framer Block interrupts will be disabled for interrupt generation. If the user writes a "1" to this register bit, the user will still need to enable the individual DS3/E3 Framer Block interrupt(s) at the Source Level in order to enable that particular interrupt. 0 - Disable all DS3/E3 Framer Block interrupts within the device. 1 - Enables the DS3/E3 Framer Block at the Block-Level. 1 - 0 Unused BIT NUMBER NAME TYPE DESCRIPTION |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |