| Electronic Components Datasheet Search |
|
SAA5246AP Datasheet(PDF) 4 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
SAA5246AP Datasheet(HTML) 4 Page - NXP Semiconductors |
|
4 / 50 page ![]() January 1993 4 Philips Semiconductors Product specification Integrated VIP and Teletext (IVT1.0) SAA5246A PINNING SYMBOL PIN DESCRIPTION SOT240 SOT319 OSCOUT 2 27 27 MHz crystal oscillator output OSCIN 3 28 27 MHz crystal oscillator input OSCGND 4 29 0 V crystal oscillator ground VSS 5, 14, 25 26, 30, 31, 43, 58 0 V ground BLACK 7 35 video black level storage pin, connected to ground via a 100 nF capacitor CVBS 8 36 composite video input pin. A positive-going 1 V (peak-to-peak) input is required, connected via a 100 nF capacitor IREF 9 37 reference current input pin, connected to ground via a 27 k Ω resistor VDD 1, 6, 10 25, 32, 38 +5 V positive supply POL 11 39 STTV/LFB/FFB polarity selection pin STTV/LFB 12 40 sync to TV output pin/line flyback input pin. Function controlled by an internal register bit (scan sync mode) VCR/FFB 13 42 PLL time constant switch/field input pin. Function controlled by an internal register bit (scan sync mode) R 15 44 dot rate character output of the RED colour information G 16 45 dot rate character output of the GREEN colour information B 17 47 dot rate character output of the BLUE colour information RGBREF 18 48 input DC voltage to define the output high level on the RGB pins BLAN 19 52 dot rate fast blanking output COR 20 53 programmable output to provide contrast reduction of the TV picture for mixed text and picture displays or when viewing newsflash/subtitle pages. Open-drain output ODD/EVEN 21 54 a 25 Hz output synchronized to the input CVBS field sync pulses to make a non-interlaced display by adjustment of the vertical deflection currents. Y 22 55 dot rate character output of teletext foreground colour information. Open-drain output SCL 23 56 serial clock input for I2C-bus. It can still be driven HIGH during power-down of the device SDA 24 57 serial data port for the I2C-bus. Open drain output. It can still be driven HIGH during power-down of the device D0-D5 26-31 60-64, 3 data ports for the page SRAM n.c. − 1, 2, 10, 11, 15, 18, 33, 34, 41, 46, 49 - 51, 59 not connected D6-D7 32, 33 4, 5 data ports for the page SRAM |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |