Electronic Components Datasheet Search
  English  ▼

X  

LTC4214-2CMS Datasheet(PDF) 21 Page - Linear Technology

Part # LTC4214-2CMS
Description  Negative Low Voltage Hot Swap Controllers
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LINER [Linear Technology]
Direct Link  http://www.linear.com
Logo LINER - Linear Technology

LTC4214-2CMS Datasheet(HTML) 21 Page - Linear Technology

Back Button LTC4214-2CMS Datasheet HTML 17Page - Linear Technology LTC4214-2CMS Datasheet HTML 18Page - Linear Technology LTC4214-2CMS Datasheet HTML 19Page - Linear Technology LTC4214-2CMS Datasheet HTML 20Page - Linear Technology LTC4214-2CMS Datasheet HTML 21Page - Linear Technology LTC4214-2CMS Datasheet HTML 22Page - Linear Technology LTC4214-2CMS Datasheet HTML 23Page - Linear Technology LTC4214-2CMS Datasheet HTML 24Page - Linear Technology LTC4214-2CMS Datasheet HTML 25Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 32 page
background image
LTC4214-1/LTC4214-2
21
421412f
APPLICATIO S I FOR ATIO
Figure 9. Power-Up Timing with a Short Pin (All Waveforms are Referenced to VEE)
makes contact and its voltage exceeds VUVHI. In addition,
the internal logic checks for OV < VOVHI, GATE < VGATEL,
SENSE < VCB, SS < 20 • VOS and TIMER < VTMRL. If all
conditions are met, an initial timing cycle starts and the
TIMER capacitor is charged by a 5
µA current source pull-
up. At time point 3, TIMER reaches the VTMRH threshold
and the initial timing cycle terminates. The TIMER capaci-
tor is quickly discharged. At time point 4, the VTMRL
threshold is reached and the conditions of GATE < VGATEL,
SENSE < VCB and SS < 20 • VOS must be satisfied before
a GATE start-up cycle begins. SS ramps up as dictated by
RSS • CSS; GATE is held low by the analog current limit
amplifier until SS crosses 20 • VOS. Upon releasing GATE,
50
µA sources into the external MOSFET gate and com-
pensation network. When the GATE voltage reaches the
MOSFET’s threshold, current begins flowing into the load
capacitor at time point 5. At time point 6, load current
reaches the SS control level and the analog current limit
loop activates. Between time points 6 and 8, the GATE
voltage is servoed, the SENSE voltage is regulated at
VACL(t) and soft-start limits the slew rate of the load
current. If the SENSE voltage (VSENSE – VEE) reaches the
VCB threshold at time point 7, the circuit breaker TIMER
activates. The TIMER capacitor, CT, is charged by a
5
µA
50
µA
5
µA
5
µA
50
µA
GATE
START-UP
INITIAL TIMING
UV CLEARS VUVHI, CHECK OV < VOVHI, GATE < VGATEL, SENSE < VCB, SS < 20 • VOS AND TIMER < VTMRL
1
2
3 4 56
7
8 9
TIMER CLEARS VTMRL, CHECK GATE < VGATEL, SENSE < VCB AND SS < 20 • VOS
1011
4214 F09
GND – (–12V)
UV/OV
VIN
TIMER
GATE
SENSE
VOUT
SS
DRAIN
PWRGD
VLKO
VUVHI
VACL
VCB
40
µA + 8 • IDRN
20 • VOS
VIN – VGATEH
VDRNL
VDRNCL
20 • (VCB + VOS)
20 • (VACL + VOS)
VGATEL
VTMRL
VTMRH



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com