PCAL6408APW datasheet(21/49 Pages) NXP

21 / 49 page

PCAL6408A

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 3 — 18 September 2013

21 of 49

NXP Semiconductors

PCAL6408A

Low-voltage translating, 8-bit I2C-bus/SMBus I/O expander

[1]

Level that VDD(P) can glitch down to with a ramp rate of 0.4 s/V, but not cause a functional disruption when tw(gl)VDD <1 s.

[2]

Glitch width that will not cause a functional disruption when

V

DD(gl) =0.5  VDD(P).

Glitches in the power supply can also affect the power-on reset performance of this

device. The glitch width (tw(gl)VDD) and glitch height (VDD(gl)) are dependent on each

other. The bypass capacitance, source impedance, and device impedance are factors that

affect power-on reset performance. Figure 21 and Table 19 provide more information on

how to measure these specifications.

VPOR is critical to the power-on reset. VPOR is the voltage level at which the reset condition

is released and all the registers and the I2C-bus/SMBus state machine are initialized to

their default states. The value of VPOR differs based on the VDD being lowered to or from

0V. Figure 22 and Table 19 provide more details on this specification.

Table 19.

Recommended supply sequencing and ramp rates

Tamb =25 C (unless otherwise noted). Not tested; specified by design.

Symbol

Parameter

Condition

Min

Typ

Max

Unit

(dV/dt)f

fall rate of change of voltage

Figure 19

0.1

2000

(dV/dt)r

rise rate of change of voltage

Figure 19

0.1

2000

td(rst)

reset delay time

Figure 19; re-ramp time when

VDD(P) drops below 0.2 V or to VSS

s

Figure 20; re-ramp time when

VDD(P) drops to VPOR(min)  50 mV

s

V

DD(gl)

glitch supply voltage difference

Figure 21

[1] --1.0

tw(gl)VDD

supply voltage glitch pulse width

Figure 21

[2] --10

s

VPOR(trip)

power-on reset trip voltage

falling VDD(P)

0.7

--V

rising VDD(P)

--1.4

Fig 21. Glitch width and glitch height

Fig 22. Power-on reset voltage (VPOR)

002aag962

VDD(P)

time

tw(gl)VDD

∆VDD(gl)

002aag963

POR

time

VDD(P)

time

VPOR (rising VDD(P))

VPOR (falling VDD(P))

PCAL6408APW Datasheet(PDF) 21 Page - NXP Semiconductors

PCAL6408APW Datasheet(HTML) 21 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49

Datasheet Download

Link URL