TDA4780 datasheet(13/44 Pages) PHILIPS

13 / 44 page

1997 Feb 06

Philips Semiconductors

Preliminary speciﬁcation

RGB video processor with automatic

cut-off control and gamma adjust

TDA4780

Table 7

RGB processor mode bits control register

SYMBOL

PARAMETER

CONDITIONS

Control register 1

SC5

sandcastle 5 V

0 = 3-level sandcastle pulse

1 = 2-level sandcastle pulse

DELOF

delay of leading edge of

clamping pulse switched off

0 = delay

1 = no delay

BREN

buffer register enable

0 = new data are executed just after reception

1 = data is held in a latch (buffer register) and will be transferred to their

destination register within the next vertical blanking interval; the device

does not acknowledge any new data transfer until the internal transfer to

the destination register has been completed

NMEN

NTSC matrix enable; note 1

0 = PAL matrix

1 = NTSC matrix; hue position set on

−2 degrees

Control register 2

HDTV

HDTV / progressive scan for

ADBL line counter

0 = 272 (PAL), 224 (NTSC) lines

1 = 544 (PAL), 448 (NTSC) lines

FSBL

full screen black level, e.g. for

optical measurement

0 = normal mode

1 = cut-off measurement level during full ﬁeld, brightness inactive

BCOF

internal black level control off

0 = automatic cut-off control active

1 = RGB outputs clamped to ﬁxed DC levels

FSON2

fast switch 2 on

see Table 4

FSDIS1

fast switch 1 disable

FSDIS2

fast switch 2 disable

FSON1

fast switch 1 on

Control register 3

ADBL

adaptive black

0 = off

1=on

YHI

Y high level

0 = input = 0.315 V (p-p) (black-white)

1 = input = 1.0 V (p-p) (black-white)

MOD2

modus 2

0 = inactive;

(BCOF = 0) AND (MOD2 = 1) is senseless, no output stabilization

1 = output clamp without brightness adjust, brightness remains active

e.g. for blue stretch

BLST

blue stretch

0 = off

1=on

YEXH

Y exclusive hue

0 = pin 26 is switched to hue adjust output

1 = pin 26 is switched to Y output

RELC

relative to cut-off

0 = peak drive limit to absolute output

1 = peak drive limit relative to cut-off

TCPL

time constant peak drive limiter 0 = 2fH

1=1fH

TDA4780 Datasheet(PDF) 13 Page - NXP Semiconductors

TDA4780 Datasheet(HTML) 13 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

Datasheet Download

Link URL