Electronic Components Datasheet Search
  English  ▼

X  

MCP609I/ST Datasheet(PDF) 11 Page - Microchip Technology

Part # MCP609I/ST
Description  2.5V TO 5.5V MICROPOWER CMOS OP AMPS
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MCP609I/ST Datasheet(HTML) 11 Page - Microchip Technology

Back Button MCP609I/ST Datasheet HTML 7Page - Microchip Technology MCP609I/ST Datasheet HTML 8Page - Microchip Technology MCP609I/ST Datasheet HTML 9Page - Microchip Technology MCP609I/ST Datasheet HTML 10Page - Microchip Technology MCP609I/ST Datasheet HTML 11Page - Microchip Technology MCP609I/ST Datasheet HTML 12Page - Microchip Technology MCP609I/ST Datasheet HTML 13Page - Microchip Technology MCP609I/ST Datasheet HTML 14Page - Microchip Technology MCP609I/ST Datasheet HTML 15Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 30 page
background image
© 2005 Microchip Technology Inc.
DS11177D-page 11
MCP606/7/8/9
4.0
APPLICATIONS INFORMATION
The MCP606/7/8/9 family of op amps is manufactured
using Microchip’s state-of-the-art CMOS process
These op amps are unity-gain stable and suitable for a
wide range of general purpose applications.
4.1
Inputs
The MCP606/7/8/9 op amps are designed to prevent
phase reversal when the input pins exceed the supply
voltages.
Figure 2-23
shows
the
input
voltage
exceeding the supply voltage without any phase rever-
sal.
The inputs of the MCP606/7/8/9 op amps connect to a
differential PMOS input stage. The Common Mode
Input Voltage Range (VCMR) includes ground in single-
supply systems (VSS), but does not include VDD. This
means that the amplifier input behaves linearly as long
as the Common Mode Input Voltage (VCM) is kept within
the specified VCMR limits (VSS –0.3V to VDD –1.1V at
+25°C).
Input voltages that exceed the Absolute Maximum
Voltage Range (VSS – 0.3V to VDD + 0.3V) can cause
excessive current to flow into or out of the input pins.
Current beyond ±2 mA can cause reliability problems.
Applications that exceed this rating must be externally
limited with a resistor, as shown in Figure 4-1.
FIGURE 4-1:
Input Current-Limiting
Resistor (RIN).
4.2
Rail-to-Rail Output
There are two specifications that describe the output-
swing capability of the MCP606/7/8/9 family of op amps.
The first specification (Maximum Output Voltage Swing)
defines the absolute maximum swing that can be
achieved under the specified load conditions. For
instance, the output voltage swings to within 15 mV of
the negative rail with a 25 k
Ω load to VDD/2. Figure 2-23
shows how the output voltage is limited when the input
goes beyond the linear region of operation.
The second specification that describes the output-
swing capability of these amplifiers (Linear Output
Voltage Range) defines the maximum output swing that
can be achieved while the amplifier still operates in its
linear region. To verify linear operation in this range, the
large-signal DC Open-Loop Gain (AOL) is measured at
points inside the supply rails. The measurement must
meet the specified AOL conditions in the specification
table.
4.3
Capacitive Loads
Driving large capacitive loads can cause stability
problems for voltage-feedback op amps. As the load
capacitance increases, the feedback loop’s phase
margin decreases and the closed-loop bandwidth is
reduced. This produces gain-peaking in the frequency
response, with overshoot and ringing in the step
response. A unity-gain buffer (G = +1) is the most
sensitive to capacitive loads, though all gains show the
same general behavior.
When driving large capacitive loads with these op
amps (e.g., > 60 pF when G = +1), a small series
resistor at the output (RISO in Figure 4-2) improves the
feedback loop’s phase margin (stability) by making the
output load resistive at higher frequencies. The
bandwidth will be generally lower than the bandwidth
with no capacitive load.
FIGURE 4-2:
Output Resistor, RISO
stabilizes large capacitive loads.
Figure 4-3 gives recommended RISO values for
different capacitive loads and gains. The x-axis is the
normalized load capacitance (CL/GN), where GN is the
circuit’s noise gain. For non-inverting gains, GN and the
Signal Gain are equal. For inverting gains, GN is
1+|Signal Gain| (e.g., -1 V/V gives GN =+2V/V).
FIGURE 4-3:
Recommended RISO Values
for Capacitive Loads.
R
IN
Maximum expected V
IN
() V
DD
2 mA
------------------------------------------------------------------------------
R
IN
V
SS
Minimum expected V
IN
()
2 mA
---------------------------------------------------------------------------
VIN
MCP60X
RIN
VOUT
VIN
MCP60X
RISO
VOUT
CL
100
1000
10000
10
100
1000
10000
Normalized Load Capacitance; CL/GN (F)
10p
10n
1n
100p
100
10k
1k
GN = +1
GN = +2
GN
+4



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com