TS1852IST datasheet(5/25 Pages) STMICROELECTRONICS

5 / 25 page

TS1851-TS1852-TS1854

Electrical characteristics

5/25

Electrical characteristics

Table 3.

Electrical characteristics measured at VCC = +1.8V, Vdd = 0V, with CL & RL connected to

VCC/2, Tamb = 25°C (unless otherwise specified)

(1)

Symbol

Parameter

Conditions

Min.

Typ.

Max.

Unit

Vio

Input offset voltage

TS1851/2/4

Tmin ≤ Tamb ≤ Tmax

TS1851A/2A/4A

Tmin ≤ Tamb ≤ Tmax

0.1

1.5

ΔVio

Input offset voltage drift

μV/°C

Iio

Input offset current

Vicm = Vout = VCC/2

(2)

Tmin ≤ Tamb ≤ Tmax

Iib

Input bias current

Vicm = Vout = VCC/2

(2)

Tmin ≤ Tamb ≤ Tmax

CMR

Common mode rejection ratio

20 log (

ΔVic/ΔVio)

≤Vicm ≤VCC

Tmin ≤ Tamb ≤ Tmax

Avd

Large signal voltage gain

Vout = 0.5V to 1.3V

RL = 10kΩ

RL = 2kΩ

100

VOH

High level output voltage

Vid = 100mV

RL = 10kΩ

RL = 2kΩ

Tmin ≤ Tamb ≤ Tmax, RL = 10kΩ

Tmin ≤ Tamb ≤ Tmax, RL = 2kΩ

1.7

1.65

1.7

1.65

1.77

1.7

VOL

Low level output voltage

Vid = -100mV

RL = 10kΩ

RL = 2kΩ

Tmin ≤ Tamb ≤ Tmax, RL = 10kΩ

Tmin ≤ Tamb ≤ Tmax, RL = 2kΩ

100

120

Output source current

Vid = 100mV, VO = VDD

229

Output sink current

Vid = -100mV, VO = VCC

246

ICC

Supply current (per amplifier)

Vout = VCC/2

AVCL = 1, no load

Tmin ≤ Tamb ≤ Tmax

120

170

200

μA

GBP

Gain bandwidth product

RL = 10kΩ, CL = 100pF, f = 100kHz

300

480

kHz

Slew rate

RL = 10kΩ, CL = 100pF, AV = 1

0.1

0.18

μs

φm

Phase margin

CL = 100pF

Degrees

Input voltage noise

f = 1kHz

nV/

√Hz

THD

Total harmonic distortion

0.01

All parameter limits at temperatures other than 25°C are guaranteed by correlation.

Maximum values include unavoidable inaccuracies of the industrial tests.

TS1852IST Datasheet(PDF) 5 Page - STMicroelectronics

TS1852IST Datasheet(HTML) 5 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25

Datasheet Download

Link URL