Electronic Components Datasheet Search
  English  ▼

X  

MCP2120 Datasheet(PDF) 7 Page - Microchip Technology

Part # MCP2120
Description  Infrared Encoder/Decoder
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MCP2120 Datasheet(HTML) 7 Page - Microchip Technology

Back Button MCP2120 Datasheet HTML 3Page - Microchip Technology MCP2120 Datasheet HTML 4Page - Microchip Technology MCP2120 Datasheet HTML 5Page - Microchip Technology MCP2120 Datasheet HTML 6Page - Microchip Technology MCP2120 Datasheet HTML 7Page - Microchip Technology MCP2120 Datasheet HTML 8Page - Microchip Technology MCP2120 Datasheet HTML 9Page - Microchip Technology MCP2120 Datasheet HTML 10Page - Microchip Technology MCP2120 Datasheet HTML 11Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 36 page
background image
© 2007 Microchip Technology Inc.
DS21618B-page 7
MCP2120
2.5
Modulation
When the UART receives data to be transmitted, the
data needs to be modulated. This modulated signal
drives the IR transceiver module. Figure 2-2 shows the
encoding of the modulated signal.
Each bit time is comprised of 16-bit clocks. If the value
to be transmitted (as determined by the TX pin) is a
logic low, then the TXIR pin will output a low level for
7-bit clock cycles, a logic high level for 3-bit clock
cycles, and then the remaining 6-bit clock cycles will be
low. If the value to transmit is a logic high, then the
TXIR pin will output a low level for the entire 16-bit clock
cycles.
2.6
Demodulation
The modulated signal from the IR transceiver module
needs to be demodulated to form the received data. As
demodulation occurs, the bit value is placed on the RX
pin in UART format. Figure 2-3 shows the decoding of
the modulated signal.
Each bit time is comprised of 16 bit clocks. If the value
to be received is a logic low, then the RXIR pin will be
a low level for the first 3-bit clock cycles, and then the
remaining 13-bit clock cycles will be high. If the value to
be received is a logic high, then the RXIR pin will be a
high level for the entire 16-bit clock cycles. The level on
the RX pin will be in the appropriate state for the entire
16 clock cycles.
FIGURE 2-2:
Encoding
FIGURE 2-3:
Decoding
BITCLK
TX
TXIR
01
0
0
0
1
16 CLK
Start Bit
Data bit 0
Data bit 1
Data bit 2
Data bit...
7 CLK
12 Tosc
BITCLK
RX
RXIR
01
0
0
0
1
≥ 1.6 µs
13 CLK (or
≤ 50.5 µs typical)
16 CLK
16 CLK
16 CLK
16 CLK
16 CLK
16 CLK
16 CLK
8 CLK
Start Bit
Data bit 0
Data bit 1
Data bit 2
Data bit ...
(CLK)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com