Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

AD1955ARSRL Datasheet(PDF) 4 Page - Analog Devices

Part # AD1955ARSRL
Description  High Performance Multibit DAC with SACD Playback
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD1955ARSRL Datasheet(HTML) 4 Page - Analog Devices

  AD1955ARSRL Datasheet HTML 1Page - Analog Devices AD1955ARSRL Datasheet HTML 2Page - Analog Devices AD1955ARSRL Datasheet HTML 3Page - Analog Devices AD1955ARSRL Datasheet HTML 4Page - Analog Devices AD1955ARSRL Datasheet HTML 5Page - Analog Devices AD1955ARSRL Datasheet HTML 6Page - Analog Devices AD1955ARSRL Datasheet HTML 7Page - Analog Devices AD1955ARSRL Datasheet HTML 8Page - Analog Devices AD1955ARSRL Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 24 page
background image
REV. 0
–4–
AD1955
SPECIFICATIONS (continued)
GROUP DELAY
Chip Mode
Group Delay Calculation
fS (kHz)
Group Delay
Unit
INT8
Mode
5553/(128
fS)48
903.8
µs
INT4
Mode
5601/(64
fS)96
911.6
µs
INT2
Mode
5659/(32
fS)
192
921
µs
Specifications subject to change without notice.
DIGITAL TIMING (Guaranteed over –40 C to +85 C, AVDD = DVDD = 5.0 V 10%.)
Parameter
Description
Min
Unit
tDMP
MCLK Period (FMCLK = 256
FLRCLK)50
ns
tDML
MCLK LO Pulsewidth (All Modes)
0.4
tDMP
ns
tDMH
MCLK HI Pulsewidth (All Modes)
0.4
tDMP
ns
tDBH
BCLK/EF_BCLK High
20
ns
tDBL
BCLK/EF_BCLK Low
20
ns
tDBP
BCLK/EF_BCLK Period
60
ns
tDLS
LRCLK/EF_WCLK Setup
0
ns
tDLH
LRCLK Hold (DSP Serial Port Mode Only)
15
ns
tDWH
EF_WCLK High
20
ns
tDWL
EF_WCLK Low
20
ns
tDDS
SDATA/EF_LDATA/EF_RDATA Setup
0
ns
tDDH
SDATA/EF_LDATA/EF_RDATA Hold
20
ns
tDPHS
DSD_PHASE Setup
20
ns
tDSDS
DSD_DATA Setup
5
ns
tDSDH
DSD_DATA Hold
5
ns
tDSKP
DSD_SCLK Period
60
ns
tDSKH
DSD_SCLK High
20
ns
tDSKL
DSD_SCLK Low
20
ns
tDMP
CCLK Period
50
ns
tDML
CCLK LO Pulsewidth
15
ns
tDMH
CCLK HI Pulsewidth
10
ns
tCLS
CLATCH Setup
0
ns
tCLH
CLATCH Hold
15
ns
tCDS
CDATA Setup
0
ns
tCDH
CDATA Hold
5
ns
tRSTL
RST LO Pulsewidth
10
ns
Specifications subject to change without notice.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com