Electronic Components Datasheet Search
  English  ▼

X  

TDA8793 Datasheet(PDF) 8 Page - NXP Semiconductors

Part # TDA8793
Description  8-bit, low-power, 3 V, 100 Msps Analog-to-Digital Converter ADC
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

TDA8793 Datasheet(HTML) 8 Page - NXP Semiconductors

Back Button TDA8793 Datasheet HTML 4Page - NXP Semiconductors TDA8793 Datasheet HTML 5Page - NXP Semiconductors TDA8793 Datasheet HTML 6Page - NXP Semiconductors TDA8793 Datasheet HTML 7Page - NXP Semiconductors TDA8793 Datasheet HTML 8Page - NXP Semiconductors TDA8793 Datasheet HTML 9Page - NXP Semiconductors TDA8793 Datasheet HTML 10Page - NXP Semiconductors TDA8793 Datasheet HTML 11Page - NXP Semiconductors TDA8793 Datasheet HTML 12Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 20 page
background image
1999 Oct 06
8
Philips Semiconductors
Preliminary specification
8-bit, low-power, 3 V, 100 Msps
Analog-to-Digital Converter (ADC)
TDA8793
Analog signal processing; note 3; see Figs 4, 5, 6 and 7
INL
integral non-linearity
ramp input; fCLK = 2 MHz;
VCCA =VCCD =3V
−±0.8
tbf
LSB
DNL
differential non-linearity
ramp input; fCLK = 2 MHz;
VCCA =VCCD =3V
−±0.25
tbf
LSB
S/N
signal-to-noise ratio (full scale)
without harmonics;
fCLK = 100 MHz
fi = 20 MHz
42
45
−
dB
fi = 50 MHz
−
45
−
dB
BW(−3dB)
−3 dB analog bandwidth
−
350
−
MHz
THD
total harmonics distortion
fi = 20 MHz
−−56
−
dB
fi = 50 MHz
−−52
−
dB
Hfund(FS)
full scale fundamental harmonics
fCLK = 100 MHz
fi = 20 MHz
−−
0dB
fi = 50 MHz
−−
0dB
HD2(FS)
second harmonic distortion (full
scale) all components included
differential inputs;
fCLK = 100 MHz
fi = 20 MHz
−
66
−
dB
fi = 50 MHz
−
57
−
dB
single-ended input;
fCLK = 100 MHz
fi = 20 MHz
−
66
−
dB
fi = 50 MHz
−
55
−
dB
HD3(FS)
third harmonic distortion (full scale)
all components included
differential inputs;
fCLK = 100 MHz
fi = 20 MHz
−
64
−
dB
fi = 50 MHz
−
61
−
dB
single-ended input;
fCLK = 100 MHz
fi = 20 MHz
−
64
−
dB
fi = 50 MHz
−
59
−
dB
SFDR
spurious free dynamic range
fCLK = 100 MHz
dB
fi = 20 MHz
−
57
−
dB
fi = 50 MHz
−
54
−
dB
EB
effective bits
fCLK = 100 MHz; note 4
bits
fi = 20 MHz
7.0
7.4
−
bits
fi = 50 MHz
−
7.2
−
bits
Data timing; fCLK = 100 MHz; CL =10pF; see Fig.8
tds
sampling delay
−−
1.5
ns
th
output hold time
3
−−
ns
td
output delay time
−
58ns
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com