Electronic Components Datasheet Search
  English  ▼

X  

CS5345 Datasheet(PDF) 31 Page - Cirrus Logic

Part # CS5345
Description  104 dB, 24-Bit, 192 kHz Stereo Audio ADC
PDF  41 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS5345 Datasheet(HTML) 31 Page - Cirrus Logic

Back Button CS5345 Datasheet HTML 27Page - Cirrus Logic CS5345 Datasheet HTML 28Page - Cirrus Logic CS5345 Datasheet HTML 29Page - Cirrus Logic CS5345 Datasheet HTML 30Page - Cirrus Logic CS5345 Datasheet HTML 31Page - Cirrus Logic CS5345 Datasheet HTML 32Page - Cirrus Logic CS5345 Datasheet HTML 33Page - Cirrus Logic CS5345 Datasheet HTML 34Page - Cirrus Logic CS5345 Datasheet HTML 35Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 41 page
background image
DS658F2
31
CS5345
6. REGISTER DESCRIPTION
6.1
Chip ID - Register 01h
Function:
This register is Read-Only. Bits 7 through 4 are the part number ID, which is 1110b (0Eh), and the remaining
bits (3 through 0) indicate the device revision as shown in Table 4 below.
6.2
Power Control - Address 02h
6.2.1
Freeze (Bit 7)
Function:
This function allows modifications to be made to certain control port bits without the changes taking effect
until the Freeze bit is disabled. To make multiple changes to these bits take effect simultaneously, set the
Freeze bit, make all changes, then clear the Freeze bit. The bits affected by the Freeze function are listed
in Table 5.
6.2.2
Power-Down MIC (Bit 3)
Function:
The microphone preamplifier block will enter a low-power state whenever this bit is set.
6.2.3
Power-Down ADC (Bit 2)
Function:
The ADC pair will remain in a reset state whenever this bit is set.
6.2.4
Power-Down Device (Bit 0)
Function:
The device will enter a low-power state whenever this bit is set. The power-down bit is set by default and
must be cleared before normal operation can occur. The contents of the control registers are retained
when the device is in power-down.
7
6
5
432
10
PART3
PART2
PART1
PART0
REV3
REV2
REV1
REV0
REV[2:0]
Revision
001
A
010
B, C0
011
C1
Table 4. Device Revision
7
6
5
432
10
Freeze
Reserved
Reserved
Reserved
PDN_MIC
PDN_ADC
Reserved
PDN
Name
Register
Bit(s)
Mute
04h
2
Gain[5:0]
07h
5:0
Gain[5:0]
08h
5:0
Table 5. Freeze-able Bits



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com