| Electronic Components Datasheet Search |
|
ICS9FG107 Datasheet(PDF) 8 Page - Integrated Device Technology |
|
|
|||||||||||||||||||||||||||||
ICS9FG107 Datasheet(HTML) 8 Page - Integrated Device Technology |
|
8 / 18 page ![]() IDTTM/ICSTM Programmable FTG for Differential P4 TM CPU, PCI-Express & SATA Clocks ICS9FG107 REV F 08/21/07 ICS9FG107 Programmable FTG for Differential P4 TM CPU, PCI-Express & SATA Clocks 8 I 2C Table: Byte Count Register Pin # Name Control Function Type0 1 PWD Bit 7 BC7 RW - - 0 Bit 6 BC6 RW - - 0 Bit 5 BC5 RW - - 0 Bit 4 BC4 RW - - 0 Bit 3 BC3 RW - - 0 Bit 2 BC2 RW - - 1 Bit 1 BC1 RW - - 1 Bit 0 BC0 RW - - 1 Byte 6 - Writing to this register will configure how many bytes will be read back, default is 07 = 7 bytes. - - - - - - - |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |