Electronic Components Datasheet Search
  English  ▼

X  

HV301 Datasheet(PDF) 13 Page - Supertex, Inc

Part # HV301
Description  Hot Swap Controller (Negative Supply Rail)
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SUTEX [Supertex, Inc]
Direct Link  http://www.supertex.com
Logo SUTEX - Supertex, Inc

HV301 Datasheet(HTML) 13 Page - Supertex, Inc

Back Button HV301 Datasheet HTML 9Page - Supertex, Inc HV301 Datasheet HTML 10Page - Supertex, Inc HV301 Datasheet HTML 11Page - Supertex, Inc HV301 Datasheet HTML 12Page - Supertex, Inc HV301 Datasheet HTML 13Page - Supertex, Inc HV301 Datasheet HTML 14Page - Supertex, Inc HV301 Datasheet HTML 15Page - Supertex, Inc HV301 Datasheet HTML 16Page - Supertex, Inc HV301 Datasheet HTML 17Page - Supertex, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 20 page
background image
13
HV301/HV311
A092605
VDD
UV
OV
VEE
SENSE GATE
RAMP
-48V
R4
12.5mΩ
R1
487kΩ
R2
6.81kΩ
R3
9.76kΩ
Q1
IRF530
Cload
+5V
HV301/
HV311
8
3
2
5
74
COM
1
GND
C1
10nF
Long
Pin
Short
Pin
Long
Pin
GND
6
DC/DC
PWM
CONVERTER
PWRGD / PWRGD
ENABLE / ENABLE
Note: capacitor may be needed to slow PWRGD dv/dt if gate
oscillations around are observed when V
IN is close to OVLO.
Application Circuit 6
If separate resistor dividers are used for OV and UV, then only the
positive (V
DD) end of the UV resistor divider should be connected
to the short pin (Application Circuit 8).
If a system requires the use of a short connector pin on the
negative supply lead to guarantee that the power pins are fully
Application Circuit 8
mated before the hot swap control circuit is enabled and a single
resistor divider string (R1, R2 and R3) is used, then a 6.2V to 10V
zener diode must be connected from the UV pin to the V
EE pin,
as seen below in Application Circuit 9.
VDD
UV
OV
VEE SENSE GATE
RAMP
-48V
IRF530
R5
R1
475KΩ
R2
16.2KΩ
R3
511KΩ
Q1
Cload
+5V
HV311
8
3
2
5
74
COM
1
GND
C1
10nF
12.5mΩ
R4
10KΩ
Long
Pin
Long
Pin
Short
Pin
GND
6
DC/DC
PWM
CONVERTER
PWRGD / PWRGD
ENABLE / ENABLE
Note: capacitor may be needed to slow PWRGD dv/dt if gate
oscillations around are observed when V
IN is close to OVLO.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com