LIS202DL datasheet(21/36 Pages) STMICROELECTRONICS

21 / 36 page

LIS202DL

21/36

STP, STM bits are used to activate the self test function. When the bit is set to one, an

output change will occur to the device outputs (refer to Table 3 and Table 4 for specification)

thus allowing to check the functionality of the whole measurement chain.

Yen bit enables the generation of Data Ready signal for Y-axis measurement channel when

set to 1. The default value is 1.

Xen bit enables the generation of Data Ready signal for X-axis measurement channel when

set to 1. The default value is 1.

7.3

CTRL_REG2 (21h)

SIM bit selects the SPI Serial Interface Mode. When SIM is ‘0’ (default value) the 4-wire

interface mode is selected. The data coming from the device are sent to SDO pad. In 3-wire

interface mode output data are sent to SDA_SDI pad.

BOOT bit is used to refresh the content of internal registers stored in the flash memory

block. At the device power up the content of the flash memory block is transferred to the

internal registers related to trimming functions to permit a good behavior of the device itself.

If for any reason the content of trimming registers was changed it is sufficient to use this bit

to restore correct values. When BOOT bit is set to ‘1’ the content of internal flash is copied

inside corresponding internal registers and it is used to calibrate the device. These values

are factory trimmed and they are different for every accelerometer. They permit a good

behavior of the device and normally they have not to be changed. At the end of the boot

process the BOOT bit is set again to ‘0’.

FDS bit enables (FDS=1) or bypass (FDS=0) the high pass filter in the signal chain of the

sensor

HP_coeff[2:1]. These bits are used to configure high-pass filter cut-off frequency ft.

Table 12.

SIM

BOOT

FDS

HP WU2

HP WU1

HP_coeff2

HP_coeff1

Table 13.

SIM

SPI Serial Interface Mode selection. Default value: 0

(0: 4-wire interface; 1: 3-wire interface)

BOOT

Reboot memory content. Default value: 0

(0: normal mode; 1: reboot memory content)

FDS

Filtered Data Selection. Default value: 0

(0: internal filter bypassed; 1: data from internal filter sent to output register)

HP WU2

High Pass filter enabled for WakeUp # 2. Default value: 0

(0: filter bypassed; 1: filter enabled)

HP WU1

High Pass filter enabled for Wake-Up #1. Default value: 0

(0: filter bypassed; 1: filter enabled)

HP coeff2

HP coeff1

High pass filter cut-off frequency configuration. Default value: 00

(See table below)

LIS202DL Datasheet(PDF) 21 Page - STMicroelectronics

LIS202DL Datasheet(HTML) 21 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

Datasheet Download

Link URL