RT9203GS datasheet(13/16 Pages) RICHTEK

13 / 16 page

RT9203/A

Preliminary

DS9203/A-10 March 2007

www.richtek.com

Input / Output Capacitor

High frequency/long life decoupling capacitors should be

placed as close to the power pins of the load as physically

possible. Be careful not to add inductance to the PCB

trace, as it could eliminate the performance from utilizing

these low inductance components. Consult with the

manuf acturer of the load on specific decoupling

requirements.

The output capacitors are necessary for filtering output

and stabilizing the close loop (see the PWM loop stability).

For powering advanced high-speed processors, it is

required to meet fast load transient requirement. Also high

ESR usually induces ripple that may trigger UV or OV

protections. So High frequency capacitors with low ESR/

ESL capacitors are recommended here.

Linear Regulator Driver

The linear controller of RT9203/A was designed to drive an

external bipolar NPN transistor or a MOSFET. For a

MOSFET, normally DRV need to provide minimum

VOUT2+VT+gate-drive voltage to keep VOUT2 as the set

voltage. When driving MOSFET operating at a 5V power

supply, the gate-drive will be limited at 5V. At this situation,

as shown in Figure 7, a MOSFET with low VT threshold

(VT = 1V) and set Vout2 below 2.5V are suggested. In

VBOOT = 12V operation condition, as Figure 8. shown, VCC

is regulated higher than 6V, which providing higher gate-

drive capability for driving the MOSFET, VOUT2 can be set

as VOUT2

≤ 3.3V.

Figure 8

PWM Loop Stability

The RT9203/A is a voltage mode buck controller designed

for 5V step-down applications. The gain of error amplifier

is fixed at 35dB for simplifying design.

The output amplitude of ramp oscillator is 1.6V, the loop

gain and loop pole/zero are calculated as follows:

The RT9203/A Bode plot is as shown in Figure 9. It is

stable in most of application conditions.

Figure 7

Figure 9

××

OUT

0.8

DC loop gain G = 35dB

1.75V

LC filter pole P =

Error Amp pole P = 300kHz

ESR zero Z =

2 ESRC

Loop

Gain

10k

100

100k

OUT = 3.3V

OUT = 1500µF(33mΩ)

L = 2

µH

OUT = 1.5V

OUT

= 2.5V

OUT

= 3.3V

= 2.9kHz

= 3.2kHz

BOOT

VCC

DRV

FBL

RT9203/A

= 5V

Max. 5V

Suggest Low

MOSFET

OUT2

< 2.5V

R4<1K

BOOT

VCC

DRV

FBL

RT9203/A

Max. 6V

Suggest Low

MOSFET

OUT2

< 3.3V

R4<1K

BOOT = 12V

RT9203GS Datasheet(PDF) 13 Page - Richtek Technology Corporation

RT9203GS Datasheet(HTML) 13 Page - Richtek Technology Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

Datasheet Download

Link URL