www.ti.com

Power-On Reset

Enable and Reset

Bus Transactions

Reads

TCA6507

WITH INTENSITY CONTROL AND SHUTDOWN

SCPS164B – MAY 2007 – REVISED NOVEMBER 2007

Table 19. BANK0

C2

C1

C0

STARTING POINT OF INTENSITY CYCLE

0

0

0

Beginning at region A1 in Table 15 and Figure 6

0

0

1

Beginning at region B1 in Table 15 and Figure 6

0

1

0

Beginning at region C1 in Table 15 and Figure 6

0

1

1

Beginning at region D in Table 15 and Figure 6

1

0

0

Beginning at region A2 in Table 15 and Figure 6

1

0

1

Beginning at region B2 in Table 15 and Figure 6

1

1

0

Beginning at region C2 in Table 15 and Figure 6

1

1

1

Beginning at region E in Table 15 and Figure 6

state machine initialize to their default states.

If the enable (EN) input is set to low, the TCA6507 is put in the standby or shutdown mode. In this mode, the

initialized. This mode is useful for low power consumption. An internal filtering circuit prevents negative glitches

from accidentally shutting down the device. EN must be low for a minimum of approximately 60

µs to ensure a

shutdown state.

The system master can reset the TCA6507 in the event of a timeout or other improper operation by setting EN

low for a minimum of approximately 60

µs. This has the same effect as a power-on reset without depowering the

TCA6507.

Data is exchanged between the master and TCA6507 through read and write commands.

The bus master first must send the TCA6507 address with the LSB set to a logic 0 (see Figure 5 for device

address). The command byte is sent after the address and determines which register is accessed. After a restart,

the device address is sent again but, this time, the LSB is set to a logic 1. Data from the register defined by the

command byte then is sent by the TCA6507 (see Figure 10). Data is clocked into the register on the rising edge

of the ACK clock pulse.

Copyright © 2007, Texas Instruments Incorporated

Submit Documentation Feedback

13

Product Folder Link(s): TCA6507