ACT8846 datasheet(6/63 Pages) QORVO

6 / 63 page

ACT8846

Advanced PMU for Multi-core

Application Processors

Data Sheet Rev. 13.0, Nov. 11, 2019 | Subject to change without notice

6 of 63

www.qorvo.com

PIN DESCRIPTIONS CONT’D

NAME

DESCRIPTION

SW4

Switch Node for REG4.

GP14

Power Ground for REG1 and REG4. Connect GP14, GP2, GP3, and GA together at a single point as

close to the IC as possible.

SW1

Switch Node for REG1.

FB1

Output Feedback Sense for REG1. For the adjustable output voltage options, connect this pin to the

center of the output feedback resistor divider for voltage setting, connect this pin to the output directly to

regulate the output voltage at 1.2V.

VP1

Power Input for REG1. Bypass to GP14 with a high quality ceramic capacitor placed as close to the IC

as possible.

nPBIN

Master Enable Input. Drive nPBIN to GA through a 50kΩ resistor for 32ms to enable the IC. Drive

nPBIN to GA through a 50kΩ resistor for 10 seconds to disable the IC. Drive nPBIN directly to GA to

assert a Manual-Reset condition.

PWRHLD

Power Hold Input, enable input for REG1, REG2, REG4, REG5, REG6, REG8 and REG10. PWRHLD

is internally pulled down to GA through a 900kΩ resistor.

nRSTO

Open-Drain Reset Output.

nIRQ

Open-Drain Interrupt Output.

GPIO6

General Purpose I/O #6. Configured as PWM LED driver output for up to 6mA current with programma-

ble frequency and duty cycle. See the PWM LED Drive section for more information.

GPIO5

General Purpose I/O #5. Configured as PWM LED driver output for up to 6mA current with programma-

ble frequency and duty cycle. See the PWM LED Driver section for more information.

OUT13

REG13 output. Bypass it to ground with a 0.47µF capacitor.

OUT7

REG7 output. Bypass it to ground with a 2.2µF capacitor.

GPIO4

General Purpose I/O #4. Configured as PWM LED driver output for up to 6mA current with

programmable frequency and duty cycle. See the PWM LED Driver section for more information.

OUT6

REG6 output. Bypass it to ground with a 2.2µF capacitor.

INL1

Power Input for REG5, REG6, REG7.

OUT5

REG5 output. Bypass it to ground with a 2.2µF capacitor.

GPIO3

General Purpose I/O #3. Configured as PWM LED driver output for up to 6mA current with programma-

ble frequency and duty cycle. See the PWM LED Drier section for more information.

GPIO2

General Purpose I/O #2. Configured as VSELR4 for Voltage Selection of REG4. Drive to logic low to

select default output voltage. Drive to logic high to select secondary output voltage.

GPIO1

General Purpose I/O #1. Configured as VSELR3 for Voltage Selection of REG3. Drive to logic low to

select default output voltage. Drive to logic high to select secondary output voltage.

OUT3

Output Voltage Sense for REG3.

47,48

VP3

Power input for REG3. Bypass to GP3 with a high quality ceramic capacitor placed as close to the IC as

possible.

Exposed Pad. Must be soldered to ground on PCB.



: Only for ACT8846QM468

ACT8846 Datasheet(PDF) 6 Page - Qorvo, Inc

ACT8846 Datasheet(HTML) 6 Page - Qorvo, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

Datasheet Download

Link URL