FN2996 Rev.1.00

Page 6 of 9

March 1997

HM-6514/883

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted

in the quality certifications found at www.intersil.com/en/support/qualandreliability.html

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such

modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are

current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its

subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or

otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

For additional products, see www.intersil.com/en/products.html

© Copyright Intersil Americas LLC 2002. All Rights Reserved.

All trademarks and registered trademarks are the property of their respective owners.

Timing Waveforms

The address information is latched in the on-chip registers on

the falling edge of E (T = 0). Minimum address set up and hold

time requirements must be met. After the required hold time,

the addresses may change state without affecting device oper-

ation. During time (T = 1) the output becomes

enabled but data is not valid until during time (T = 2). W must

remain high throughout the read cycle. After the output data

has been read, E may return high (T = 3). This will disable the

output buffer and all inputs, and ready the RAM for the next

memory cycle (T = 4).

(8)

(7) TAVEL

(6)

(4) TEHQZ

HIGH Z

VALID DATA OUT

(6)

HIGH Z

TAVEL

(7)

-1

TIME

01

2

3

4

5

REFERENCE

(2) TAVQV

(17) TELEL

TELAX

NEXT ADD

TEHEL

(2) TAVQY

TEHEL

(5) TELEH

(1) TELQV

(3) TELQX

DQ

W

E

A

FIGURE 1. READ CYCLE

VALID ADD

TRUTH TABLE

TIME

REFERENCE

INPUTS

DATA I/O

DQ

FUNCTION

E

W

A

-1

H

X

X

Z

Memory Disabled

0

H

V

Z

Cycle Begins, Addresses are Latched

1

L

H

X

X

Output Enabled

2L

H

X

V

Output Valid

3

H

X

V

Read Accomplished

4

H

X

X

Z

Prepare for Next Cycle (Same as -1)

5

H

V

Z

Cycle Ends, Next Cycle Begins (Same as 0)