Electronic Components Datasheet Search
  English  ▼

X  

TDA19988 Datasheet(PDF) 6 Page - NXP Semiconductors

Part # TDA19988
Description  Low power, 150 MHz pixel rate HDMI 1.4a transmitter with 3 x 8-bit video inputs, HDCP and CEC support
PDF  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

TDA19988 Datasheet(HTML) 6 Page - NXP Semiconductors

Back Button TDA19988 Datasheet HTML 2Page - NXP Semiconductors TDA19988 Datasheet HTML 3Page - NXP Semiconductors TDA19988 Datasheet HTML 4Page - NXP Semiconductors TDA19988 Datasheet HTML 5Page - NXP Semiconductors TDA19988 Datasheet HTML 6Page - NXP Semiconductors TDA19988 Datasheet HTML 7Page - NXP Semiconductors TDA19988 Datasheet HTML 8Page - NXP Semiconductors TDA19988 Datasheet HTML 9Page - NXP Semiconductors TDA19988 Datasheet HTML 10Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 54 page
background image
TDA19988
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 3 — 21 July 2011
6 of 54
NXP Semiconductors
TDA19988
HDMI 1.4a transmitter with HDCP and CEC support
6.
Pinning information
6.1 Pinning
6.2 Pin description
Fig 3.
Pin configuration (TFBGA64)
1
A
B
C
D
E
F
G
H
ball A1
index area
8
7
6
5
4
3
2
001aan686
TDA19988
Transparent top view
Table 2.
Pin description
Symbol
Pin
Type[1]
Description
ACLK
H5
I
audio clock input
AP0
G5
I
audio port 0 input
AP1
F5
I
audio port 1 input
AP2
G6
I
audio port 2 input
OSC_IN/AP3
H6
I
input connected to the external oscillator circuit or external
clock source/audio port 3 input
HPD
E6
I
hot plug detect; 5 V tolerant
EXT_SWING
E7
O
TMDS output swing adjustment; place resistor
(REXT_SWING =10k 1 %) between this pin and analog
ground.
DSDA
F6
I/O
DDC-bus data input/output; 5 V tolerant
DSCL
F7
I
DDC-bus clock input; 5 V tolerant
VCLK
D4
I
input video pixel clock
HSYNC/HREF
F4
I
input horizontal synchronization or reference input
VSYNC/VREF
G4
I
input vertical synchronization or reference input
DE/FREF
H4
I
data enable or field reference input
CSCL
B5
I
I2C-bus clock input; 1.8 V to 3.3 V tolerant
CSDA
A5
I/O
I2C-bus data input/output; 1.8 V to 3.3 V tolerant
INT
B6
I/O
interrupt HDMI output (open-drain); this pin is used as Dual
function pin selectable through I2C-bus. In calibration mode
only this pin is used as input for 10 ms
 1 % calibration pulse.
In operation mode this pin is used to warn the external
microprocessor that a special event has occurred for HDMI or
CEC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com