| Electronic Components Datasheet Search |
|
CD74ACT86MDREP Datasheet(PDF) 4 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
CD74ACT86MDREP Datasheet(HTML) 4 Page - Texas Instruments |
|
4 / 12 page ![]() www.ti.com PARAMETER MEASUREMENT INFORMATION VOLTAGE WAVEFORMS SETUP AND HOLD AND INPUT RISE AND FALL TIMES th tsu 10% 10% 90% 90% 3 V 3 V 0 V 0 V tr tf Reference Input Data Input VOLTAGE WAVEFORMS PROPAGATION DELAY AND OUTPUT TRANSITION TIMES 50% VCC 50% 10% 10% 90% 90% 3 V VOH VOL 0 V tr tf Input In-Phase Output tPLH tPHL 50% VCC 50% 10% 10% 90% 90% VOH VOL tr tf tPHL tPLH Out-of-Phase Output NOTES: A. CL includes probe and test-fixture capacitance. B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, ZO = 50 Ω, tr = 3 ns, tf = 3 ns. Phase relationships between waveforms are arbitrary. D. For clock inputs, fmax is measured with the input duty cycle at 50%. E. The outputs are measured one at a time, with one input transition per measurement. F. tPLH and tPHL are the same as tpd. G. tPZL and tPZH are the same as ten. H. tPLZ and tPHZ are the same as tdis. I. All parameters and waveforms are not applicable to all devices. From Output Under Test CL = 50 pF (see Note A) LOAD CIRCUIT S1 2 × VCC R1 = 500 Ω Open GND 0 V tw VOLTAGE WAVEFORMS PULSE DURATION Input 3 V tPLH/tPHL tPLZ/tPZL tPHZ/tPZH Open 2 × VCC GND TEST S1 Output Control Output Waveform 1 S1 at 2 × VCC (see Note B) Output Waveform 2 S1 at GND (see Note B) VOL VOH tPZL tPZH tPLZ tPHZ ≈VCC 0 V 20% VCC 20% VCC 80% VCC ≈0 V VOLTAGE WAVEFORMS OUTPUT ENABLE AND DISABLE TIMES 80% VCC 3 V R2 = 500 Ω VOLTAGE WAVEFORMS RECOVERY TIME 3 V 0 V CLR Input CLK 3 V trec 0 V 1.5 V 1.5 V 1.5 V 1.5 V 1.5 V 1.5 V 1.5 V 1.5 V 1.5 V 1.5 V 1.5 V CD74ACT86-EP QUADRUPLE 2-INPUT EXCLUSIVE-OR GATE SCHS357 – MARCH 2006 Figure 1. Load Circuit and Voltage Waveforms 4 Submit Documentation Feedback |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |