1

CB

6

SW

2

GND

5

VIN

3

FB

4

SHDN

Not to scale

3

LM2840-Q1, LM2841-Q1, LM2842-Q1

www.ti.com

SNVSBE5 – APRIL 2019

Product Folder Links: LM2840-Q1 LM2841-Q1 LM2842-Q1

Submit Documentation Feedback

Copyright © 2019, Texas Instruments Incorporated

5 Pin Configuration and Functions

DDC Package

6-Pin SOT

Top View

Pin Functions

PIN

I/O

DESCRIPTION

NO.

NAME

1

CB

I

SW FET gate bias voltage. Connect CBOOT capacitor between CB and SW.

2

GND

—

Ground connection

3

FB

I

Feedback pin: Set feedback voltage divider ratio with VOUT = VFB (1 + (R1 / R2)). Resistors must be from

100 Ω to 10 kΩ to avoid input bias errors.

4

SHDN

I

Logic level shutdown input. Pull to GND to disable the device and pull high to enable the device. If this function

is not used tie to VIN . DO NOT ALLOW TO FLOAT.

5

VIN

I

Power input voltage pin: 4.5-V to 42-V normal operating range.

6

SW

O

Power FET output: Connect to inductor, diode, and CBOOT capacitor.