Electronic Components Datasheet Search
  English  ▼

X  

PCF85063TP Datasheet(PDF) 13 Page - NXP Semiconductors

Part # PCF85063TP
Description  Tiny Real-Time Clock/calendar
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCF85063TP Datasheet(HTML) 13 Page - NXP Semiconductors

Back Button PCF85063TP Datasheet HTML 9Page - NXP Semiconductors PCF85063TP Datasheet HTML 10Page - NXP Semiconductors PCF85063TP Datasheet HTML 11Page - NXP Semiconductors PCF85063TP Datasheet HTML 12Page - NXP Semiconductors PCF85063TP Datasheet HTML 13Page - NXP Semiconductors PCF85063TP Datasheet HTML 14Page - NXP Semiconductors PCF85063TP Datasheet HTML 15Page - NXP Semiconductors PCF85063TP Datasheet HTML 16Page - NXP Semiconductors PCF85063TP Datasheet HTML 17Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 52 page
background image
PCF85063TP
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet
Rev. 4 — 6 May 2015
13 of 52
NXP Semiconductors
PCF85063TP
Tiny Real-Time Clock/calendar
8.2.3 Register Offset
The PCF85063TP incorporates an offset register (address 02h) which can be used to
implement several functions, such as:
• Accuracy tuning
• Aging adjustment
• Temperature compensation
[1]
Default value.
For MODE = 0, each LSB introduces an offset of 4.34 ppm. For MODE = 1, each LSB
introduces an offset of 4.069 ppm. The offset value is coded in two’s complement giving a
range of +63 LSB to
64 LSB.
[1]
Default value.
The correction is made by adding or subtracting clock correction pulses, thereby changing
the period of a single second but not by changing the oscillator frequency.
It is possible to monitor when correction pulses are applied. To enable correction interrupt
generation, bit CIE (register Control_1) has to be set logic 1. At every correction cycle a
pulse is generated on pin INT. The pulse width depends on the correction mode. If
multiple correction pulses are applied, an interrupt pulse is generated for each correction
pulse applied.
Table 12.
Offset - offset register (address 02h) bit description
Bit
Symbol
Value
Description
7MODE
offset mode
0[1]
normal mode: offset is made once every two
hours
1
course mode: offset is made every 4 minutes
6 to 0
OFFSET[6:0]
see Table 13
offset value
Table 13.
Offset values
OFFSET[6:0]
Offset value in
decimal
Offset value in ppm
Normal mode
MODE = 0
Fast mode
MODE = 1
0111111
+63
+273.420
+256.347
0111110
+62
+269.080
+252.278
::
:
:
0000010
+2
+8.680
+8.138
0000001
+1
+4.340
+4.069
0000000[1]
00[1]
0[1]
1111111
1
4.340
4.069
1111110
2
8.680
8.138
::
:
:
1000001
63
273.420
256.347
1000000
64
277.760
260.416



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com