Electronic Components Datasheet Search
  English  ▼

X  

PCA8574ATS Datasheet(PDF) 8 Page - NXP Semiconductors

Part # PCA8574ATS
Description  Remote 8-bit I/O expander for I2C-bus with interrupt
PDF  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCA8574ATS Datasheet(HTML) 8 Page - NXP Semiconductors

Back Button PCA8574ATS Datasheet HTML 4Page - NXP Semiconductors PCA8574ATS Datasheet HTML 5Page - NXP Semiconductors PCA8574ATS Datasheet HTML 6Page - NXP Semiconductors PCA8574ATS Datasheet HTML 7Page - NXP Semiconductors PCA8574ATS Datasheet HTML 8Page - NXP Semiconductors PCA8574ATS Datasheet HTML 9Page - NXP Semiconductors PCA8574ATS Datasheet HTML 10Page - NXP Semiconductors PCA8574ATS Datasheet HTML 11Page - NXP Semiconductors PCA8574ATS Datasheet HTML 12Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 27 page
background image
PCA8574_PCA8574A_2
© NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 02 — 14 May 2007
8 of 27
NXP Semiconductors
PCA8574/74A
Remote 8-bit I/O expander for I2C-bus with interrupt
8.3 Reading from a port (Input mode)
All ports programmed as input should be set to logic 1. To read, the master
(microcontroller) first addresses the slave device after it receives the interrupt. By setting
the last bit of the byte containing the slave address to logic 1 the Read mode is entered.
The data bytes that follow on the SDA are the values on the ports.
If the data on the input port changes faster than the master can read, this data may be
lost.
Fig 8.
Write mode (output)
A5 A4 A3 A2 A1 A0
0
A
SA6
slave address
START condition
R/W
acknowledge
from slave
002aac120
P6
1
P7
data 1
A
acknowledge
from slave
12345678
SCL
9
SDA
A
acknowledge
from slave
write to port
data output from port
tv(Q)
P5
data 2
DATA 2 VALID
P4 P3 P2 P1 P0
P7
P4 P3 P2 P1 P0
0
P5
P5
tv(Q)
DATA 1 VALID
P5 output voltage
Itrt(pu)
IOH
P5 pull-up output current
td(rst)
INT
A LOW-to-HIGH transition of SDA while SCL is HIGH is defined as the STOP condition (P). Transfer of data can be stopped
at any moment by a STOP condition. When this occurs, data present at the last acknowledge phase is valid (Output mode).
Input data is lost.
Fig 9.
Read input port register
A5 A4 A3 A2 A1 A0
1
A
SA6
slave address
START condition
R/W
acknowledge
from slave
002aac121
data from port
A
acknowledge
from master
SDA
1
no acknowledge
from master
read from
port
data into
port
data from port
DATA 1
DATA 4
INT
DATA 4
DATA 2
DATA 3
P
STOP
condition
tv(Q)
td(rst)
th(D)
tsu(D)
td(rst)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com