Electronic Components Datasheet Search
  English  ▼

X  

ICM7620TG Datasheet(PDF) 8 Page - IC MICROSYSTEMS

Part # ICM7620TG
Description  12/10/8-Bit Low Power Voltage Output Quad DACs With Parallel Interface
PDF  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ICMIC [IC MICROSYSTEMS]
Direct Link  http://www.icmic.com
Logo ICMIC - IC MICROSYSTEMS

ICM7620TG Datasheet(HTML) 8 Page - IC MICROSYSTEMS

Back Button ICM7620TG Datasheet HTML 4Page - IC MICROSYSTEMS ICM7620TG Datasheet HTML 5Page - IC MICROSYSTEMS ICM7620TG Datasheet HTML 6Page - IC MICROSYSTEMS ICM7620TG Datasheet HTML 7Page - IC MICROSYSTEMS ICM7620TG Datasheet HTML 8Page - IC MICROSYSTEMS ICM7620TG Datasheet HTML 9Page - IC MICROSYSTEMS ICM7620TG Datasheet HTML 10Page - IC MICROSYSTEMS ICM7620TG Datasheet HTML 11Page - IC MICROSYSTEMS ICM7620TG Datasheet HTML 12Page - IC MICROSYSTEMS  
Zoom Inzoom in Zoom Outzoom out
 8 / 12 page
background image
ICM7620/7610/7600
Rev. A7
ICmic reserves the right to change specifications without prior notice
8
APPLICATIONS INFORMATION
Power Supply Bypassing and Layout Considerations
As in any precision circuit, careful consideration has to be given to layout of the supply and ground. The return path from the GND
to the supply ground should be short with low impedance. Using a ground plane would be ideal. The supply should have some
bypassing on it. A 10 F tantalum capacitor in parallel with a 0.1 F ceramic with a low ESR can be used. Ideally these would be
placed as close as possible to the device. Avoid crossing digital and analog signals, specially the reference, or running them close
to each other.
Output Swing Limitations
The ideal rail-to-rail DAC would swing from GND to VDD. However, offset and gain error limit this ability. Figure 1 illustrates how a
negative offset error will affect the output. The output will limit close to ground since this is single supply part, resulting in a dead-
band area. As a larger input is loaded into the DAC the output will eventually rise above ground. This is why the linearity is
specified for a starting code greater than zero.
Figure 2 illustrates how a gain error or positive offset error will affect the output when it is close to VDD. A positive gain error or
positive offset will cause the output to be limited to the positive supply voltage resulting in a dead-band of codes close to full-scale.
DEADBAND
NEGATIVE
OFFSET
Figure 1. Effect of Negative Offset
DEADBAND
POSITIVE
OFFSET
OFFSET AND
GAIN ERROR
VDD
Figure 2. Effect of Gain Error and Positive Offset



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com