Electronic Components Datasheet Search
  English  ▼

X  

CDX4HCT4075 Datasheet(PDF) 13 Page - Texas Instruments

Part # CDX4HCT4075
Description  CDx4HCT4075 Triple 3-Input OR Gates
PDF  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

CDX4HCT4075 Datasheet(HTML) 13 Page - Texas Instruments

Back Button CDX4HCT4075 Datasheet HTML 9Page - Texas Instruments CDX4HCT4075 Datasheet HTML 10Page - Texas Instruments CDX4HCT4075 Datasheet HTML 11Page - Texas Instruments CDX4HCT4075 Datasheet HTML 12Page - Texas Instruments CDX4HCT4075 Datasheet HTML 13Page - Texas Instruments CDX4HCT4075 Datasheet HTML 14Page - Texas Instruments CDX4HCT4075 Datasheet HTML 15Page - Texas Instruments CDX4HCT4075 Datasheet HTML 16Page - Texas Instruments CDX4HCT4075 Datasheet HTML 17Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 22 page
background image
11 Layout
11.1 Layout Guidelines
When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many
cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of
a triple-input AND gate are used. Such unused input pins must not be left unconnected because the undefined
voltages at the outside connections result in undefined operational states. All unused inputs of digital logic
devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to
prevent them from floating. The logic level that must be applied to any particular unused input depends on the
function of the device. Generally, the inputs are tied to GND or VCC, whichever makes more sense for the logic
function or is more convenient.
11.2 Layout Example
1
2
3
4
5
6
7
14
13
12
11
10
9
8
2A
2B
1B
1C
1Y
GND
V
CC
3C
3B
3Y
2Y
2C
GND
V
CC
3A
1A
0.1
F
Unused inputs
tied to VCC
Bypass capacitor
placed close to
the device
Avoid 90°
corners for
signal lines
Recommend GND flood fill for
improved signal isolation, noise
reduction, and thermal dissipation
Unused output
left floating
Figure 11-1. Example layout for the CD74HCT4075
www.ti.com
CD74HCT4075, CD54HCT4075
SCHS408 – JUNE 2020
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
13



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com