| Electronic Components Datasheet Search |
|
TS5MP645YFPR Datasheet(PDF) 19 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TS5MP645YFPR Datasheet(HTML) 19 Page - Texas Instruments |
|
19 / 33 page ![]() 19 TS5MP645 www.ti.com SCDS385B – JANUARY 2018 – REVISED JULY 2018 Product Folder Links: TS5MP645 Submit Documentation Feedback Copyright © 2018, Texas Instruments Incorporated 8.4 Device Functional Modes 8.4.1 Pin Functions SEL and OE have weak 6-MΩ pulldown resistors to prevent floating input logic. Table 1. Function Table OE SEL Function H X I/O pins High-Impedance L L CLK(P/N) = CLKA(P/N) Dn(P/N) = DAn(P/N) L H CLK(P/N) = CLKB(P/N) Dn(P/N) = DBn(P/N) 8.4.2 Low Power Mode While the output enable pin OE is supplied with a logic high the device remains in low power state. This reduces the current consumption substantially and the switches are be high impedance. The SEL pin is ignored while the OE remains high. Upon exiting low power mode, the switch status reflects the SEL pin as seen in Table 1. 8.4.3 Switch Enabled Mode While the output enable pin OE is supplied with a logic low the device will remain in switch enabled mode. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |