Electronic Components Datasheet Search
  English  ▼

X  

HD3SS212ZXHT Datasheet(PDF) 13 Page - Texas Instruments

Part # HD3SS212ZXHT
Description  HD3SS212 5.4Gbps DisplayPort 1.2 2-to-1 Differential Switch
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

HD3SS212ZXHT Datasheet(HTML) 13 Page - Texas Instruments

Back Button HD3SS212ZXHT Datasheet HTML 9Page - Texas Instruments HD3SS212ZXHT Datasheet HTML 10Page - Texas Instruments HD3SS212ZXHT Datasheet HTML 11Page - Texas Instruments HD3SS212ZXHT Datasheet HTML 12Page - Texas Instruments HD3SS212ZXHT Datasheet HTML 13Page - Texas Instruments HD3SS212ZXHT Datasheet HTML 14Page - Texas Instruments HD3SS212ZXHT Datasheet HTML 15Page - Texas Instruments HD3SS212ZXHT Datasheet HTML 16Page - Texas Instruments HD3SS212ZXHT Datasheet HTML 17Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 24 page
background image
If the common-mode voltage in the system is higher than 2 V, the coupling capacitors are placed on both sides
of the switch (shown in Figure 9-3). A biasing voltage of less than 2 V is required in this case.
Device/
Endpoint
RX
TX
Device/
Endpoint
RX
TX
Port A
Port A
Port B
Port B
System/Host
Controller
RX
TX
VBIAS
VBIAS
Figure 9-3. AC Coupling Capacitors on Both Sides of Switch
9.2 Typical Application
HD3SS212
HPDB
DAx (p)
HPDA
DAx (n)
HPDC
AUXAx
AUXCx
AUXBx
DCx (p)
DCx (n)
DBx (p)
DBx (n)
Control
AUX _SEL
Dx_SEL
Copyright © 2016, Texas Instruments Incorporated
GPU/
Source A
4
4
2
GPU/
Source B
GPU/
Source A
2
Sink/
Connector
4
4
4
4
2
Figure 9-4. Dual Source Connection Block Diagram
9.2.1 Design Requirements
Table 9-1 lists the design parameters.
Table 9-1. Design Parameters
DESIGN PARAMETERS
EXAMPLE VALUE
Input voltage range
3.3 V
Decoupling capacitors
0.1 µF
AC capacitors
75 nF – 200 nF (100 nF shown) USBAA TX p and
AC capacitors n lines require AC capacitors.
Alternate mode signals may or may not require AC
capacitors
9.2.2 Detailed Design Procedure
• Connect VDD and GND pins to the power and ground planes of the printed circuit board, with 0.1-µF bypass
capacitor
• Use +3.3-V TTL/CMOS logic level at SEL
www.ti.com
HD3SS212
SLAS822D – DECEMBER 2011 – REVISED DECEMBER 2020
Copyright © 2020 Texas Instruments Incorporated
Submit Document Feedback
13



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com