| Electronic Components Datasheet Search |
|
TNETE2201 Datasheet(PDF) 8 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TNETE2201 Datasheet(HTML) 8 Page - Texas Instruments |
|
8 / 21 page ![]() TLK1221 SLLS713C – FEBRUARY 2007 – REVISED SEPTEMBER 2009....................................................................................................................................... www.ti.com ABSOLUTE MAXIMUM RATINGS over operating free-air temperature range (unless otherwise noted) VALUE (1) UNIT VDD Supply voltage(2) –0.3 to 3 V VI Input voltage range at TTL terminals –0.5 to 4 V VI Input voltage range at other terminals –0.3 to VDD + 0.3 V ESD Electrostatic discharge CDM: 1, HBM: 2 kV Tstg Storage temperature –65 to 150 °C TA Characterized free-air temperature range –40 to 85 °C (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. (2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal. DISSIPATION RATINGS TA ≤ 25°C DERATING FACTOR TA = 70°C TA = 85°C PACKAGE POWER RATING ABOVE TA = 25°C POWER RATING POWER RATING RHA(1) (2) 2.85 W 28 mW/°C 1.57 W 1.4 W (1) The thermal resistance junction to ambient of the RHA package is 35°C/W measured on a high-K board. (2) The thermal resistance junction-to-case (exposed pad) of the RHA package is 5°C/W. RECOMMENDED OPERATING CONDITIONS over operating free-air temperature range (unless otherwise noted) MIN NOM MAX UNIT VDD, VDDA, Supply voltage 2.3 2.5 2.7 V VDDPLL IDD, IDDA, Frequency = 1.25 Gbps, PRBS pattern; Total supply current 113 mA IDDPLL ENABLE = 1, VDD , VDDPLL and VDDA = 2.7 V PD Total power dissipation Frequency = 1.25 Gbps, PRBS pattern 235 305 mW IDDQ Total shutdown current (IDD+IDDA + IDDPLL) Enable = 0; VDD , VDDPLL and VDDA = 2.7 V 1000 μA PLL Startup lock time VDD, VDDA = 2.5 V 500 μs TA Operating free-air temperature –40 85 °C REFERENCE CLOCK (REFCLK) TIMING REQUIREMENTS over recommended operating conditions (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT Minimum data rate TYP – 0.01% 60 TYP + 0.01% f Frequency MHz Maximum data rate TYP – 0.01% 130 TYP + 0.01% Accuracy –100 100 ppm DC Duty cycle 40% 50% 60% Jitter Random plus deterministic 40 ps 8 Submit Documentation Feedback Copyright © 2007–2009, Texas Instruments Incorporated Product Folder Link(s): TLK1221 |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |