Electronic Components Datasheet Search
  English  ▼

X  

TLV62095 Datasheet(PDF) 16 Page - Texas Instruments

Part # TLV62095
Description  TLV62095 4-A High Efficiency Step Down Converter with DCS-Control™
PDF  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

TLV62095 Datasheet(HTML) 16 Page - Texas Instruments

Back Button TLV62095 Datasheet HTML 12Page - Texas Instruments TLV62095 Datasheet HTML 13Page - Texas Instruments TLV62095 Datasheet HTML 14Page - Texas Instruments TLV62095 Datasheet HTML 15Page - Texas Instruments TLV62095 Datasheet HTML 16Page - Texas Instruments TLV62095 Datasheet HTML 17Page - Texas Instruments TLV62095 Datasheet HTML 18Page - Texas Instruments TLV62095 Datasheet HTML 19Page - Texas Instruments TLV62095 Datasheet HTML 20Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 29 page
background image
Time = 250 µs/div
ICOIL = 2A/div
VOUT = 1V/div
Time = 10 µs/div
ICOIL = 2A/div
VOUT = 0.1V/div, AC
LOAD = 2A/div
1A to 3.5A load step
Time = 250 µs/div
ICOIL = 2A/div
VOUT = 1V/div
16
TLV62095
SLVSDD3A – MARCH 2016 – REVISED JANUARY 2017
www.ti.com
Product Folder Links: TLV62095
Submit Documentation Feedback
Copyright © 2016–2017, Texas Instruments Incorporated
Figure 20. Load Transient, VOUT = 1.8 V
Figure 21. Short Circuit, HICCUP Protection Entry
Figure 22. Short Circuit, HICCUP Protection Exit
9 Power Supply Recommendations
The TLV62095 device has no special requirements for its input power supply. The input power supply's output
current needs to be rated according to the supply voltage, output voltage and output current of the TLV62095.
10 Layout
10.1 Layout Guidelines
•
It is recommended to place the input capacitor as close as possible to the IC pins PVIN and PGND.
•
The VOS connection is noise sensitive and needs to be routed short and direct to the output terminal of the
inductor.
•
The exposed thermal pad of the package, analog ground (pin 6) and power ground (pin 14, 15) should have a
single point connection at the exposed thermal pad of the package. This minimizes switch node jitter.
•
The charge pump capacitor connected to CP and CN should be placed close to the IC to minimize coupling of
switching waveforms into other traces and circuits.
•
Refer to Figure 23 for an example of component placement, routing and thermal design.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com