TLV702 datasheet(3/37 Pages) TI2

3 / 37 page

OUT

GND

N/C

GND

OUT

TLV702

www.ti.com

SLVSAG6D – SEPTEMBER 2010 – REVISED JULY 2019

Product Folder Links: TLV702

Submit Documentation Feedback

5 Pin Configuration and Functions

DBV Package

5-Pin SOT-23

Top View

DSE Package

6-Pin WSON

Top View

Pin Functions

I/O

DESCRIPTION

NAME

SOT-23

WSON

Input pin. A small, 1-μF ceramic capacitor is recommended from this pin to ground to

assure stability and good transient performance. See Input and Output Capacitor

Requirements in Application Information for more details.

GND

—

Ground pin

Enable pin. Driving EN over 0.9 V turns on the regulator. Driving EN below 0.4 V puts

the regulator into shutdown mode and reduces operating current to 1 μA, nominal.

For TLV702P, output voltage is discharged through an internal 120-Ω resistor when

device is shut down.

4, 5

—

No connection. This pin can be tied to ground to improve thermal dissipation.

OUT

Regulated output voltage pin. A small, 1-μF ceramic capacitor is needed from this pin

to ground to assure stability. See Input and Output Capacitor Requirements in

Application Information for more details.

TLV702 Datasheet(PDF) 3 Page - Texas Instruments