ADS5400IPZP datasheet(26/58 Pages) TI2

26 / 58 page

CLK

ADS5400

CLK

0.1

Clock

Source

Clock Amplitude − VP−P

0.0

0.2

0.4

0.6

0.8

1.0

1.2

fS = 1 GSPS

fIN = 1498.5 MHz

G014

fIN = 601.13 MHz

fIN = 10.05 MHz

fIN = 100.33 MHz

fIN = 801.13 MHz

Clock Amplitude − VP−P

0.0

0.2

0.4

0.6

0.8

1.0

1.2

G015

fS = 1 GSPS

fIN = 1498.5 MHz

fIN = 601.13 MHz

fIN = 801.13 MHz

fIN = 10.05 MHz

fIN = 100.33 MHz

ADS5400

SLAS611C – OCTOBER 2009 – REVISED JANUARY 2016

www.ti.com

Feature Description (continued)

Figure 30. ADS5400 SFDR vs Differential Clock Level

Figure 31. ADS5400 SNR vs Differential Clock Level

The characterization of the ADS5400 is typically performed with a 1.5 VPP differential clock, but the ADC

performs well with a differential clock amplitude down to ~400 mVPP (200 mV swing on both CLK and CLK), as

shown in Figure 30 and Figure 31. For jitter-sensitive applications, the use of a differential clock has some

advantages at the system level and is strongly recommended. The differential clock allows for common-mode

noise rejection at the printed circuit board (PCB) level. With a differential clock, the signal-to-noise ratio of the

ADC is better for jitter-sensitive, high-frequency applications because the board level clock jitter is superior.

Larger clock amplitude levels are recommended for high analog input frequencies or slow clock frequencies. At

high analog input frequencies, the sampling process is sensitive to jitter. At slow clock frequencies, a small

amplitude sinusoidal clock has a lower slew rate and can create jitter-related SNR degradation due to the

uncertainty in the sampling point associated with a slow slew rate. Figure 32 demonstrates a recommended

method for converting a single-ended clock source into a differential clock; it is similar to the configuration found

on the evaluation board and was used for much of the characterization. See also Clocking High Speed Data

Converters (SLYT075) for more details.

Figure 32. Differential Clock

The common-mode voltage of the clock inputs is set internally to 2.5 V using internal 400

Ω resistors (see

Figure 28). It is recommended to use ac coupling in the clock path, but if this scheme is not possible, the

ADS5400 features good tolerance to clock common-mode variation, as shown in Figure 33 and Figure 34. The

internal ADC core uses both edges of the clock for the conversion process. Ideally, a 50% duty-cycle clock signal

should be provided.

Submit Documentation Feedback

Product Folder Links: ADS5400

ADS5400IPZP Datasheet(PDF) 26 Page - Texas Instruments

ADS5400IPZP Datasheet(HTML) 26 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

Datasheet Download

Link URL