Electronic Components Datasheet Search
  English  ▼

X  

ADS5500IPAPR Datasheet(PDF) 24 Page - Texas Instruments

Part # ADS5500IPAPR
Description  14-Bit, 125Msps ANALOG-TO-DIGITAL CONVERTER
PDF  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

ADS5500IPAPR Datasheet(HTML) 24 Page - Texas Instruments

Back Button ADS5500IPAPR Datasheet HTML 20Page - Texas Instruments ADS5500IPAPR Datasheet HTML 21Page - Texas Instruments ADS5500IPAPR Datasheet HTML 22Page - Texas Instruments ADS5500IPAPR Datasheet HTML 23Page - Texas Instruments ADS5500IPAPR Datasheet HTML 24Page - Texas Instruments ADS5500IPAPR Datasheet HTML 25Page - Texas Instruments ADS5500IPAPR Datasheet HTML 26Page - Texas Instruments ADS5500IPAPR Datasheet HTML 27Page - Texas Instruments ADS5500IPAPR Datasheet HTML 28Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 37 page
background image
www.ti.com
POWER SUPPLY SEQUENCING
POWER DOWN
ADS5500
SBAS303F – DECEMBER 2003 – REVISED FEBRUARY 2007
Table 4. Recommended Amplifiers to Drive the Input of the ADS5500
INPUT SIGNAL FREQUENCY
RECOMMENDED AMPLIFIER
TYPE OF AMPLIFIER
USE WITH TRANSFORMER?
DC to 20 MHz
THS4503
Differential In/Out Amp
No
DC to 50 MHz
OPA847
Operational Amp
Yes
DC to 100 MHz
THS4509
Differential In/Out Amp
NO
OPA695
Operational Amp
Yes
10 MHz to 120 MHz
THS3201
Operational Amp
Yes
THS3202
Operational Amp
Yes
Over 100 MHz
THS90016
RF Gain Block
Yes
Figure 43. Converting a Single-Ended Input Signal to a Differential Signal Using an RF Transformer
Figure 44. Using the THS4503 With the ADS5500
The preferred power-up sequence is to ramp AVDD
The device enters power-down in one of two ways:
first, followed by DRVDD, including a simultaneous
either by reducing the clock speed or by setting the
ramp of AVDD and DRVDD. In the case that DRVDD
PDN bit through the serial programming interface.
ramps up first in the system, care must be taken to
Using the reduced clock speed, power-down may be
ensure that AVDD ramps up within 10 ms.
initiated for clock frequencies below 2 Msps. The
exact frequency at which the power down occurs
varies from device to device.
24
Submit Documentation Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com