Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

L9954TR Datasheet(PDF) 14 Page - STMicroelectronics

Part # L9954TR
Description  Door actuator driver
PDF  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L9954TR Datasheet(HTML) 14 Page - STMicroelectronics

Back Button L9954TR Datasheet HTML 10Page - STMicroelectronics L9954TR Datasheet HTML 11Page - STMicroelectronics L9954TR Datasheet HTML 12Page - STMicroelectronics L9954TR Datasheet HTML 13Page - STMicroelectronics L9954TR Datasheet HTML 14Page - STMicroelectronics L9954TR Datasheet HTML 15Page - STMicroelectronics L9954TR Datasheet HTML 16Page - STMicroelectronics L9954TR Datasheet HTML 17Page - STMicroelectronics L9954TR Datasheet HTML 18Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 37 page
background image
Electrical specifications
L9954 / L9954XP
14/37
Doc ID 14279 Rev 4
Table 13.
Inputs: CSN, CLK, PWM1/2 and DI
Symbol
Parameter
Test condition
Min.
Typ.
Max.
Unit
VinL
Input low level
VCC = 5V
1.5
2.0
V
VinH
Input high level
VCC = 5V
3.0
3.5
V
VinHyst
Input hysteresis
VCC = 5V
0.5
V
ICSN in
Pull up current at input CSN
VCSN = 3.5V VCC = 5V
-40
-20
-5
µA
ICLK in
Pull down current at input CLK
VCLK = 1.5V
10
25
50
µA
IDI in
Pull down current at input DI
VDI = 1.5V
10
25
50
µA
IPWM1 in
Pull down current at input
PWM1
VPWM = 1.5V
10
25
50
µA
Cin
(1)
1.
Value of input capacity is not measured in production test. Parameter guaranteed by design.
Input capacitance at input
CSN, CLK, DI and PWM1/2
0 V < VCC < 5.3V
10
15
pF
Table 14.
DI timing (1)
1.
DI timing parameters tested in production by a passed / failed test:
Tj= -40°C / +25°C:
SPI communication @ 2MHz.
Tj= +125°C
SPI communication @ 1.25 MHz.
Symbol
Parameter
Test condition
Min.
Typ.
Max.
Unit
tCLK
Clock period
VCC = 5V
1000
ns
tCLKH
Clock high time
VCC = 5V
400
ns
tCLKL
Clock low time
VCC = 5V
400
ns
tset CSN
CSN setup time, CSN low
before rising edge of CLK
VCC = 5V
400
ns
tset CLK
CLK setup time, CLK high
before rising edge of CSN
VCC = 5V
400
ns
tset DI
DI setup time
VCC = 5V
200
ns
thold DI
DI hold time
VCC = 5V
200
ns
tr in
Rise time of input signal DI,
CLK, CSN
VCC = 5V
100
ns
tf in
Fall time of input signal DI,
CLK, CSN
VCC = 5V
100
ns
Table 15.
DO
Symbol
Parameter
Test condition
Min.
Typ.
Max.
Unit
VDOL
Output low level
VCC = 5 V, ID = -2mA
0.2
0.4
V
VDOH
Output high level
VCC = 5 V, ID = 2 mA
VCC -0.4 VCC-0.2
V



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com