| Electronic Components Datasheet Search |
|
DRV8256EPWPR Datasheet(PDF) 22 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
DRV8256EPWPR Datasheet(HTML) 22 Page - Texas Instruments |
|
22 / 47 page ![]() 7.3.5 Linear Voltage Regulators A linear voltage regulator is integrated in the device. The DVDD regulator can be used to provide a reference voltage. DVDD can supply a maximum of 2 mA load. For proper operation, bypass the DVDD pin to GND using a ceramic capacitor. The DVDD output is nominally 5-V. When the DVDD LDO current load exceeds 2 mA, the output voltage drops significantly. Figure 7-10. Linear Voltage Regulator Block Diagram If a digital input must be tied permanently high (that is, DECAY or TOFF), tying the input to the DVDD pin instead of an external regulator is preferred. This method saves power when the VM pin is not applied or in sleep mode: the DVDD regulator is disabled and current does not flow through the input pulldown resistors. For reference, logic level inputs have a typical pulldown of 200 kΩ. The nSLEEP pin cannot be tied to DVDD, else the device will never exit sleep mode. DRV8256E, DRV8256P SLOSE50A – APRIL 2020 – REVISED JUNE 2021 www.ti.com 22 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated Product Folder Links: DRV8256E DRV8256P |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |