Electronic Components Datasheet Search
  English  ▼

X  

LMH6586VS/NOPB Datasheet(PDF) 24 Page - Texas Instruments

Part # LMH6586VS/NOPB
Description  LMH6586 32x16 Video Crosspoint Switch
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

LMH6586VS/NOPB Datasheet(HTML) 24 Page - Texas Instruments

Back Button LMH6586VS/NOPB Datasheet HTML 20Page - Texas Instruments LMH6586VS/NOPB Datasheet HTML 21Page - Texas Instruments LMH6586VS/NOPB Datasheet HTML 22Page - Texas Instruments LMH6586VS/NOPB Datasheet HTML 23Page - Texas Instruments LMH6586VS/NOPB Datasheet HTML 24Page - Texas Instruments LMH6586VS/NOPB Datasheet HTML 25Page - Texas Instruments LMH6586VS/NOPB Datasheet HTML 26Page - Texas Instruments LMH6586VS/NOPB Datasheet HTML 27Page - Texas Instruments LMH6586VS/NOPB Datasheet HTML 28Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 36 page
background image
SCL
SDA
A7
A6
A5
A4
A3
A2
A1
A0
0
0
1
0
0
0
0
0
0
0
Address
SCL
SDA
D7
D6
D5
D4
D3
D2
D1
D0
D7
D6
D5
D4
D3
D2
D1
D0
0
0
Data Byte 2
Data Byte n
D7
D6
D5
D4
D3
D2
D1
D0
0
Data Byte 1
Write Address Byte (0 x 02)
Acknowledge
Acknowledge
Stop
Condition
Start
Condition
LMH6586
SNCS105D – JULY 2008 – REVISED MARCH 2013
www.ti.com
Table 2. I2C Device Slave Address Lookup Table
ADDR[1]
ADDR[0]
7-bit I2C Slave Address (binary)
(pin 72)
(pin 71)
0
0
0000 000x
0
1
0000 001x
1
0
0000 010x
1
1
0000 011x
For example, if ADDR[1] is set low and ADDR[0] is set high, then the 7-bit slave address would be “0000 001” in
binary. Therefore, the address byte for write sequences is 0x02 (“0000 0010”) and the address byte read
sequences is 0x03 (“0000 0011”). Figure 54 and Figure 55 show write and read sequences across the I2C
interface.
WRITE SEQUENCE
The write sequence begins with a start condition, which consists of the master pulling SDA low while SCL is held
high. The slave device address is sent next. The address byte is made up of an address of seven bits (7:1) and
the read/write bit (0). Bit 0 is low to indicate a write operation. Each byte that is sent is followed by an
acknowledge (ACK) bit. When SCL is high the master will release the SDA line. The slave must pull SDA low to
acknowledge. The address of the register to be written to is sent next. Following the register address and the
ACK bit, the data byte for the register is sent. When more than one data byte is sent, the register pointer is
automatically incremented to write to the next address location. Note that each data byte is followed by an ACK
bit until a stop condition is encountered, indicating the end of the sequence.
The timing diagram for the write sequence is shown in Figure 54, which uses the 7-bit slave device address from
the previous example above.
Figure 54. LMH6586 Write Sequence
24
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: LMH6586



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com