Electronic Components Datasheet Search
  English  ▼

X  

PM8804TR Datasheet(PDF) 6 Page - STMicroelectronics

Part # PM8804TR
Description  PWM peak current mode controller for PoE and telecom systems
PDF  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

PM8804TR Datasheet(HTML) 6 Page - STMicroelectronics

Back Button PM8804TR Datasheet HTML 2Page - STMicroelectronics PM8804TR Datasheet HTML 3Page - STMicroelectronics PM8804TR Datasheet HTML 4Page - STMicroelectronics PM8804TR Datasheet HTML 5Page - STMicroelectronics PM8804TR Datasheet HTML 6Page - STMicroelectronics PM8804TR Datasheet HTML 7Page - STMicroelectronics PM8804TR Datasheet HTML 8Page - STMicroelectronics PM8804TR Datasheet HTML 9Page - STMicroelectronics PM8804TR Datasheet HTML 10Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 27 page
background image
Pins description and configuration
PM8804
6/27
DocID031629 Rev 1
3
Pins description and configuration
Figure 3. Pins configuration (top view)
Table 2. Pin description
Pin no.
Name
Function
1AGND
Analog signal GND.
GND for all the sensitive analog circuitries. It must be connected to the PGND in a star ground
configuration: a single connection point close to pin 10.
2SS
Soft-start set.
A capacitor connected from this pin to AGND sets the converter soft-start time. Use of stable
ceramic capacitors is recommended.
3DT
Delay time set.
A resistor connected from this pin to AGND sets the delay time between GAT1 and GAT2 in the
range 10 ns to 200 ns. This pin cannot be left open
4FSW
Switching frequency set.An external resistor connected from FSW to AGND can set the
oscillator frequency in the range 100 kHz to 1 MHz.
5, 7
NC
Not connected pin.
On layout leave this pin unconnected; in this way this increases the creepage distance
between VIN and PGD pins and the other device pins.
6PGD
Power Good, active high signal.
A low to high transition enable converter operation, typically a startup sequence. In case the
PGD signal is de-asserted during normal operation, at the high to low transition the converter
operation is stopped and both GAT1 and GAT2 signals are frozen in their default level state.
8VIN
High-voltage input pin. Typically in PoE applications this voltage is the rectified voltage of input
bridges and it is referred to AGND.
9GAT1
Main gate driver output of the PWM controller.
DC-DC converter gate driver output with 1 A peak sink -0.8 A source current capability. (5
typ. MOSFETs).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com