Electronic Components Datasheet Search
  English  ▼

X  

ADC12040 Datasheet(PDF) 13 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor. Click here to check the latest version.
Part # ADC12040
Description  12-Bit, 40 MSPS, 340mW A/D Converter with Internal Sample-and-Hold
PDF  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

ADC12040 Datasheet(HTML) 13 Page - National Semiconductor (TI)

Back Button ADC12040 Datasheet HTML 9Page - National Semiconductor (TI) ADC12040 Datasheet HTML 10Page - National Semiconductor (TI) ADC12040 Datasheet HTML 11Page - National Semiconductor (TI) ADC12040 Datasheet HTML 12Page - National Semiconductor (TI) ADC12040 Datasheet HTML 13Page - National Semiconductor (TI) ADC12040 Datasheet HTML 14Page - National Semiconductor (TI) ADC12040 Datasheet HTML 15Page - National Semiconductor (TI) ADC12040 Datasheet HTML 16Page - National Semiconductor (TI) ADC12040 Datasheet HTML 17Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 19 page
background image
Functional Description
Operating on a single +5V supply, the ADC12040 uses a
pipeline architecture and has error correction circuitry to help
ensure maximum performance. The differential analog input
signal is digitized to 12 bits.
The reference input is buffered to ease the task of driving
that pin and the output word rate is the same as the clock
frequency. The analog input voltage is acquired at the rising
edge of the clock and the digital data for a given sample is
delayed by the pipeline for 6 clock cycles. A logic high on the
power down (PD) pin reduces the converter power con-
sumption to 40 mW.
Applications Information
1.0 OPERATING CONDITIONS
We recommend that the following conditions be observed for
operation of the ADC12040:
4.75V
≤ V
A
≤ 5.25V
V
D =VA
2.35V
≤ V
DR
≤ V
D
100 kHz
≤ f
CLK
≤ 50 MHz
1.0V
≤ V
REF
≤ 2.2V
0.5V
≤ V
CM
≤ 3.0V
0V
≤ V
IN
≤ (V
A − 1.0V)
V
REF and VCM must be such that the signal swing remains
within the limits of 0V to V
A.
1.1 Analog Inputs
The ADC12040 has two signal input pins, V
IN+ and VIN−,
forming a differential input pair, and one reference input pin,
V
REF.
1.2 Reference Pins
The ADC12040 is designed to operate with a 2.0V reference,
but performs well with reference voltages in the range of
1.0V to 2.2V. Lower reference voltages will decrease the
signal-to-noise ratio (SNR). Increasing the reference voltage
(and the input signal swing) beyond 2.2V will degrade THD
for a full-scale input. It is important that all grounds associ-
ated with the reference voltage and the input signal make
connection to the ground plane at a single point to minimize
the effects of noise currents in the ground path.
The three Reference Bypass Pins (V
RP,VRM and VRN) are
made available for bypass purposes only. These pins should
each be bypassed to ground with a 0.1 µF capacitor. DO
NOT LOAD these pins.
1.3 Signal Inputs
The signal inputs are V
IN+ and VIN−. The input signal, VIN,is
defined as
V
IN =(VIN+) – (VIN−)
Figure 2 shows the expected input signal range.
Note that the common mode input voltage range is 1V to 3V
with a nominal value of V
A/2. The input signals should re-
main between ground and 4V.
The Peaks of the individual input signals (V
IN+ and VIN−)
should each never exceed the voltage described as
V
IN+, VIN−=VREF/2+VCM
≤ 4V
to maintain THD and SINAD performance.
The ADC12040 performs best with a differential input with
each input centered around a V
CM. The peak-to-peak volt-
age swing at V
IN+ and VIN− should EACH not exceed the
value of the reference voltage or the output data will be
clipped. The two input signals should be exactly 180˚ out of
phase from each other and of the same amplitude. For single
frequency inputs, angular errors result in a reduction of the
effective full scale input. For a complex waveform, however,
angular errors will result in distortion.
For angular deviations of up to 10 degrees from these two
signals being 180 out of phase, the full scale error in LSB
can be described as approximately
E
FS =4096(1-sin (90˚ + dev))
Where dev is the angular difference between the two signals
having a 180˚ relative phase relationship to each other (see
Figure 3). Drive the analog inputs with a source impedance
less than 100
Ω.
For differential operation, each analog input signal should
have a peak-to-peak voltage equal to the input reference
voltage, V
REF, and be centered around a VCM.
TABLE 1. Input to Output Relationship – Differential
Input
V
IN+
V
IN−
Output
V
CM −VREF/2
V
CM +VREF/2
0000 0000 0000
V
CM −VREF/4
V
CM +VREF/4
0100 0000 0000
V
CM
V
CM
1000 0000 0000
V
CM +VREF/2
V
CM −VREF/4
1100 0000 0000
V
CM +VREF/2
V
CM −VRE/2F
1111 1111 1111
20014811
FIGURE 2. Expected Input Signal Range
20014812
FIGURE 3. Angular Errors Between the Two Input
Signals Will Reduce the Output Level
www.national.com
13



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com