ADC16061CCVT datasheet(8/21 Pages) NSC

8 / 21 page

AC Electrical Characteristics (Continued)

The following specifications apply for AGND = DGND = DGND I/O = 0V, V

+ =V

A =VD = +5.0V, VD I/O = 3.0V or 5.0V,

PD = +5V, V

REF+ = +2.0V, VREF IN = AGND, fCLK = 2.5 MHz, RS = 25

Ω,C

L = 50 pF/pin. After Auto-Cal. Boldface limits apply

for T

A =TJ =TMIN to TMAX: all other limits TA =TJ = 25˚C(Notes 7, 8, 9)

Symbol

Parameter

Conditions

Typical

(Note 10)

Limits

(Note 11)

Units

(Limits)

Aperture Delay

Falling edge of CLK to Data

Valid

ns (min)

ns (max)

EOCL

Falling edge of CLK to falling

edge of EOC

1/(4f

CLK)

130

ns (min)

ns (max)

RD low to data valid on D00

-D15

ns (max)

OFF

RD high to D00 -D15 in

TRI-STATE

ns (max)

CAL

Calibration Time

110

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is

functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed

specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test

conditions.

Note 2: All voltages are measured with respect to GND = AGND = DGND I/O = 0V, unless otherwise specified.

Note 3: When the input voltage at any pin exceeds the power supplies (that is, VIN < AGND or VIN > VA or VD), the current at that pin should be limited to 25 mA.

The 50 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 25 mA to two.

Note 4: The absolute maximum junction temperature (TJmax) for this device is 150˚C. The maximum allowable power dissipation is dictated by TJmax, the

junction-to-ambient thermal resistance (

θJA), and the ambient temperature (TA), and can be calculated using the formula PDMAX=(TJmax - TA)/θJA. The values for

maximum power dissipation will be reached only when the ADC16061 is operated in a severe fault condition (e.g. when input or output pins are driven beyond the

power supply voltages, or the power supply polarity is reversed). Obviously, such conditions should always be avoided.

Note 5: Human body model is 100 pF capacitor discharged through a 1.5k

Ω resistor. Machine model is 220 pF discharged through ZERO Ω.

Note 6: See AN450, "Surface Mounting Methods and Their Effect on Product Reliability", or the section entitled "Surface Mount" found in any post 1986 National

Semiconductor Linear Data Book, for other methods of soldering surface mount devices.

Note 7: The inputs are protected as shown below. Input voltages above VA or below GND will not damage this device, provided current is limited per Note 3.

However, errors in the A/D conversion can occur if the input goes above VA or below GND by more than 100 mV. As an example, if VA is 4.75 VDC, the full-scale

input voltage must be

≤4.85VDC to ensure accurate conversions

10088911

ESD Protection Scheme for Digital Input pins

10088912

ESD Protection Scheme for Analog Input and Digital

Output pins

Note 8: To guarantee accuracy, it is required that VA and VD be connected together and to the same power supply with separate bypass capacitors at each V

+ pin.

Note 9: With the test condition for VREF =(VREF+)−(VREF−) given as +2.0V, the 16-bit LSB is 30 µV.

Note 10: Typical figures are at TA =TJ = 25˚C, and represent most likely parametric norms.

Note 11: Tested limits are guaranteed to National’s AOQL (Average Outgoing Quality Level) with 50% duty cycle clock.

Note 12: Integral Non Linearity is defined as the deviation of the analog value, expressed in LSBs, from the straight line that passes through positive full-scale and

negative full-scale.

Note 13: Timing specifications are tested at the TTL logic levels, VIL = 0.4V for a falling edge and VIH = 2.4V for a rising edge. TRI-STATE output voltage is forced

to 1.4V.

Note 14: Optimum SNR performance will be obtained by keeping the reference voltage in the 1.8V to 2.2V range. The LM4041CIM3-ADJ (SOT-23 package), or the

LM4041CIZ-ADJ (TO-92 package), bandgap voltage reference is recommended for this application.

ADC16061CCVT Datasheet(PDF) 8 Page - National Semiconductor (TI)

ADC16061CCVT Datasheet(HTML) 8 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21

Datasheet Download

Link URL