| Electronic Components Datasheet Search |
|
DS1340 Datasheet(PDF) 4 Page - Maxim Integrated Products |
|
|
|||||||||||||||||||||||||||||
DS1340 Datasheet(HTML) 4 Page - Maxim Integrated Products |
|
4 / 14 page ![]() I2C RTC with Trickle Charger 4 _____________________________________________________________________ POWER-UP/POWER-DOWN CHARACTERISTICS (TA = -40°C to +85°C) (Figure 2) PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS Recovery at Power-Up tREC (Note 17) 2 ms VCC Fall Time; VPF(MAX) to VPF(MIN) tVCCF 300 µs VCC Rise Time; VPF(MIN) to VPF(MAX) tVCCR 0µs WARNING: Under no circumstances are negative undershoots, of any amplitude, allowed when device is in battery-backup mode. Note 1: Limits at -40°C are guaranteed by design and not production tested. Note 2: After this period, the first clock pulse is generated. Note 3: A device must internally provide a hold time of at least 300ns for the SDA signal (referred to as the VIH(MIN) of the SCL signal) to bridge the undefined region of the falling edge of SCL. Note 4: The maximum tHD:DAT only has to be met if the device does not stretch the low period (tLOW) of the SCL signal. Note 5: A fast-mode device can be used in a standard-mode system, but the requirement tSU:DAT ≥ to 250ns must be met. This is automatically the case if the device does not stretch the low period of the SCL signal. If such a device does stretch the low period of the SCL signal, it must output the next data bit to the SDA line tR MAX + tSU:DAT = 1000 + 250 = 1250ns before the SCL line is released. Note 6: CB—total capacitance of one bus line in pF. Note 7: The parameter tOSF is the period of time the oscillator must be stopped for the OSF flag to be set over the 0V ≤ VCC ≤ VCCMAX and 1.3V ≤ VBAT ≤ 3.7V range. Note 8: All voltages are referenced to ground. Note 9: Measured at VCC = typ, VBACKUP = 0V, register 08h = A5h. Note 10: The use of the 250Ω trickle-charge resistor is not allowed at VCC > 3.63V and should not be enabled. Note 11: Measured at VCC = typ, VBACKUP = 0V, register 08h = A6h. Note 12: Measured at VCC = typ, VBACKUP = 0V, register 08h = A7h. Note 13: ICCA—SCL clocking at max frequency = 400kHz. Note 14: Specified with I2C bus inactive. Note 15: Measured with a 32.768kHz crystal attached to the X1 and X2 pins. Note 16: Limits at +25°C are guaranteed by design and not production tested. Note 17: This delay applies only if the oscillator is enabled and running. If the oscillator is disabled or stopped, no power-up delay occurs. SDA SCL tHD:STA tLOW tHIGH tR tF tBUF tHD:DAT tSU:DAT REPEATED START tSU:STA tHD:STA tSU:STO tSP STOP START Figure 1. Data Transfer on I2C Serial Bus |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |