W234
Document #: 38-07232 Rev. *B
Page 2 of 14
Pin Definitions
Pin Name
Pin
No.
Pin
Type
Pin Description
REFCLK
2
I
Reference Clock Input: Reference clock input, normally supplied by a system
frequency synthesizer (Cypress W133).
PCLKM0:1
5, 10
I
Phase Detector Input 0:1: The phase difference between this signal and SYN-
CLKN is used to synchronize the Rambus Channel Clock with the system clock.
Both PCLKM and SYNCLKN are provided by the Gear Ratio Logic in the memory
controller. If the Gear Ratio Logic is not used, this pin would be connected to
ground.
SYNCLKN0:1
4, 9
I
Phase Detector Input 0:1: The phase difference between this signal and PCLKM
is used to synchronize the Rambus Channel Clock with the system clock. Both
PCLKM and SYNCLKN are provided by the Gear Ratio Logic in the memory con-
troller. If the Gear Ratio Logic is not used, this pin would be connected to ground.
STOP#
13
I
Clock Output Enable: When this input is driven to active LOW, it disables the
differential Rambus Channel clocks.
PWR_DWN#
14
I
Active LOW Power-Down: When this input is driven to active LOW, it disables
the differential Rambus Channel clocks and places the W234 in Power-Down
mode.
MULT 0:2
17, 16, 15
I
PLL Multiplier Select: These inputs select the PLL prescaler and feedback divid-
ers to determine the multiply ratio for the PLL for the input REFCLK.
CLK0, CLK0#,
CLK1, CLK1#
23, 24, 20,
19
O
Complementary Output Clock: Differential Rambus Channel clock outputs.
S0, S1, S2
28, 27, 26
I
Mode Control Input: These inputs control the operating mode of the W234.
VDDIR
1
RefV
Reference for Refclk: Voltage reference for input reference clock.
VDDIPD
12
RefV
Reference for Phase Detector: Voltage reference for phase detector inputs and
STOP#.
VDD
3, 7, 11, 21,
22
P
Power Connection: Power supply for core logic and output buffers. Connected to
3.3V supply.
GND
6, 8, 18, 25
G
Ground Connection: Connect all ground pins to the common system ground
plane.
MULT1
0
0
1
1
0
0
1
1
MULT0
0
0
0
0
1
1
1
1
A
4
9
6
TBD
8
16
8
TBD
MULT2
0
1
0
1
0
1
0
1
B
1
2
1
TBD
3
3
1
TBD
S1
0
0
1
0
0
1
1
S0
0
1
1
0
1
1
0
MODE
Normal
Bypass
Test
Vendor Test A
Vendor Test B
Reserved
Output Test (OE)
S2
0
0
0
1
1
1
X
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
