STA027 datasheet(21/44 Pages) STMICROELECTRONICS

21 / 44 page

STA027

5 Register description

CD00066274

21/44

5.3.7

PLL_SYSTEM_PEH_42_5 :

Address : 0xE7 (231)

Type : RW - DEC

Software Reset : 223

Description :

This register must contain a PEH value that enables the system PLL to generate a frequency of

42.5 MHz for the SYSCK.See table 4.

Default value at soft reset assume :

–

external crystal provide a CRYCK running at 14.31818 MHz

5.3.8

PLL_SYSTEM_NDIV_42_5 :

Address : 0xE8 (232)

Type : RW - DEC

Software Reset : 0

Description :

This register must contain a NDIV value that enables the system PLL to generate a frequency

of 42.5 MHz for the SYSCK.See table 4.

Default value at soft reset assume :

–

external crystal provide a CRYCK running at 14.31818 MHz

5.3.9

PLL_SYSTEM_XDIV_42_5 :

Address : 0xE9 (233)

Type : RW - DEC

Software Reset : 1

Description :

This register must contain a XDIV value that enables the system PLL to generate a frequency

of 42.5 MHz for the SYSCK.See table 4.

Default value at soft reset assume :

–

external crystal provide a CRYCK running at 14.31818 MHz

STA027 Datasheet(PDF) 21 Page - STMicroelectronics