REV. 0

Information furnished by Analog Devices is believed to be accurate and

reliable. However, no responsibility is assumed by Analog Devices for its

use, nor for any infringements of patents or other rights of third parties

which may result from its use. No license is granted by implication or

otherwise under any patent or patent rights of Analog Devices.

a

ADXL202EB

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781/329-4700

World Wide Web Site: http://www.analog.com

Fax: 781/326-8703

© Analog Devices, Inc., 2000

Dual Axis Accelerometer

Evaluation Board

GENERAL DESCRIPTION

The ADXL202EB is a simple evaluation board that allows the

user to quickly evaluate the performance of the ADXL202 dual

axis

± 2 g accelerometer. Only three additional through-hole

passive components must be added, depending on the bandwidth

required in your application. The ADXL202EB has a 5-pin

0.1-inch spaced header for access to all power and signal lines

that may be attached to a prototyping board (breadboard) or wired

via a standard plug. Two holes are provided for mechanical

attachment of the ADXL202EB to your application.

CIRCUIT DESCRIPTION

The schematic and parts list of the ADXL202EB are shown in

Figure 1 and Table I respectively. The minimal application will

PWM period (T2). Analog bandwidth may be set by adding

capacitors C2 and C3. Refer to the ADXL202 data sheet for a

complete description of the operation of the accelerometer.

The part layout of the ADXL202EB is shown in Figure 2. The

ADXL202EB has two factory- installed 2200 pF capacitors (C1

specification of the ADXL202. Your application will likely require

narrower bandwidth (and lower noise), in which case a through-

hole capacitor may be added in parallel in the space provided

at C2 and C3 respectively. When calculating the capacitance

required to achieve the desired analog bandwidth do not forget

to subtract the 2200 pF already on the PCB. The pinout descrip-

tion of the ADXL202EB is shown in Table II.

SETTING THE PERIOD OF THE DUTY CYCLE

MODULATOR

Ω

and 2 M

ADXL202EB

A

C

E

B

ADDED

BY

USER

COM

ST

C2

ADDED

BY

USER

C1

2200pF

C4

2200pF

C3

ADDED

BY

USER

C5

0.47 F

D

1

Figure 1. ADXL202EB Schematic