17 / 22 page

Copyright © 2006 Pacer PLC
PAGE 17 OF 22
13.2 ‡‡‡‡ Read Operation
Ta=25 , VDD=5.0± 0.5V
Item
Symbol
Min
Typ
Max
Unit
Enable cycle time
tcycE
1200
ns
Enable pulse width (high level)
PWEH
140
ns
Enable rise/fall time
tEr,tEf
25
ns
Address set-up time (RS, R/W to E)
tAS
0
ns
Address hold time
tAH
10
ns
Data delay time
tDDR
100
ns
Data hold time
tDHR
10
ns
VIH1
VIL1
VIH1
VIL1
tcycE
VOH1
VOL1*
tAS
tAH
tAH
tEf
tDHR
PWEH
tEr
VIL1
VIH1
VIL1
VIH1
VIL1
RS
R/W
E
DB0 to DB7
VIH1
VIH1
VOH1
*VOL1
Valid data
tDDR
NOTE: *VOL1 is assumed to be 0.8V at 2 MHZ operation.