M50LPW080K1T datasheet(15/44 Pages) STMICROELECTRONICS

15 / 44 page

15/44

M50LPW080

Table 8. LPC Bus Write Field Definitions

Figure 7. LPC Bus Write Waveforms

Clock

Cycle

Number

Clock

Cycle

Count

Field

LAD0-

LAD3

Memory

I/O

Description

START

0000b

On the rising edge of CLK with LFRAME Low, the contents

of LAD0-LAD3 must be 0000b to indicate the start of a LPC

cycle.

CYCTY

PE +

DIR

011Xb

Indicates the type of cycle. Bits 3:2 must be 01b. Bit 1

indicates the direction of transfer: 1b for write. Bit 0 is don’t

care (X).

3-10

ADDR

XXXX

A 32-bit address phase is transferred starting with the most

significant nibble first. A23-A31 must be set to 1. A22 = 1 for

Array, A22 = 0 for registers access. For A20-A21 values, see

Table 3..

11-12

DATA

XXXX

Data transfer is two cycles, starting with the least significant

nibble.

TAR

1111b

The host drives LAD0-LAD3 to 1111b to indicate a

turnaround cycle.

TAR

1111b

(float)

The LPC Flash Memory takes control of LAD0-LAD3 during

this cycle.

SYNC

0000b

The LPC Flash Memory drives LAD0-LAD3 to 0000b,

indicating it has received data or a command.

TAR

1111b

The LPC Flash Memory drives LAD0-LAD3 to 1111b,

indicating a turnaround cycle.

TAR

1111b

(float)

N/A

The LPC Flash Memory floats its outputs and the host takes

control of LAD0-LAD3.

AI04430

CLK

LFRAME

LAD0-LAD3

Number of

clock cycles

START

CYCTYPE

+ DIR

ADDR

DATA

TAR

SYNC

TAR

1182212

M50LPW080K1T Datasheet(PDF) 15 Page - STMicroelectronics

M50LPW080K1T Datasheet(HTML) 15 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

Datasheet Download

Link URL